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Abstract

As the resolution of current image sensors is increasing and the readout electronics is
getting faster, the amount of data produced by these imagers is becoming excessively
large to store, transmit, and analyze.

As a result, sparse data representation has

become an interesting research topic in the last few years.
Human eye contains millions of photoreceptors, however, only some sparse data
is transmitted to the optic nerves. Image processing techniques implemented on a
chip and at the pixel level is the main building blocks for retina-like sensors.

In

this way, instead of transmitting raw images that require massive storage, and oline processing, the imager transmits only vital information that is relevant to the
application of interest.
Inspired by the human eye and the way retina handles the data, we have
implemented two dierent readout integrated circuits. In the rst method, we have
modied

a

conventional

CTIA

unit

classication in the analog domain.

cell

to

implement

in-pixel

multispectral

The ROIC is designed to utilize spectrally

vii

tunable dot-in-a-well (DWELL) infrared photodetector to exploit the possibility of
real-time on-chip multispectral imaging for classication.
designed

to

include

all

necessary

elements

needed

for

The unit cells are
spectral

classication,

including the support for high-voltage time varying positive and negative biases,
bipolar
designed

integration,
and

and

selective

fabricated

(CL035HV-DDD)

using

technology.

functionalities of the chip.

sample-and-hold

TSMC's

350nm

Comprehensive

circuits.

high

A

voltage

pre-silicon

test

chip

was

CMOS

process

verication

proved

A custom recongurable PCB board and a exible

FPGA rmware are developed to test the chip in cryostat condition. Initial testing
results validate the design specs.
In the second method, we report a readout integrated circuit featured with a
ne control over the bias of individual pixels in every frame independently.

To

exploit multispectral spatiotemporal imaging, the hardware is designed compatible
with DWELL infrared photodetectors, that supports large swing voltage, extended
linearity, and high charge capacity. However, in the current setting, for simplicity, a
silicon photodetector is used instead of DWELL. A PCB board is designed to support
high signal integrity and a exible image grabbing rmware is developed to explore
all the potentials of the designed test-chip. The spatiotemporal biasing scheme of
the test chip along with the versatile rmware enabled the following applications:

1.

Compressed-domain image acquisition:

The increasing demand in image

quality needs an increase in pixel count and a sophisticated post-processing
mechanism to eciently store, transmit, and analysis this humongous data. An
inherent trade-o between the generation of big data by such imaging systems
and ineciency in the extraction of useful information in real time, limit the
ecacy of such sensors in real time decision making.
A

hardware

acquisition

implementation

system

is

of

a

demonstrated.

viii

real-time
The

compressed-domain
system

performs

image

front-end

computational imaging, whereby the inner product between an image and an
arbitrarily-specied mask is implemented directly in silicon.
pixels

summed

up

to

generate

the

compressed

The modulated

samples,

namely

aperture-coded coecients of an image. Proven functionality of the hardware
in

compressed-domain

transform

coding

and

silicon

level

compressive

sampling are demonstrated.

2.

Nonuniformity correction:

There

are

many

dierent

sources

that

contribute to the nonuniformity of the acquired image. Defects in the growth
or fabrication of the photodetectors, process variation in the fabrication of
chip, nonuniformity in the illumination and the variation in the power supply
distribution are only a few of the many dierent sources of non-ideality.
this

research,

spatio-temporal

bias

tunability

nonuniformity caused by all these sources.

is

employed

to

cancel

In
the

The test chip can be congured

such that it can eliminate the nonuniformities dynamically.

3.

Standalone image sensor:

test-chip can be congured as a stand-alone

imager with conventional biasing scheme when the modulation in the bias is
disabled.
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Chapter 1
Introduction
1.1 Background and Motivation
It has been long since the time that photograph industry was dominated by lmbased cameras. Digital cameras are the technology that has growing interest in place
of the old lm based cameras. A solid state camera that is only based on traveling
electrons in short distances with no moving parts is the best of all. It is faster, less
expensive, more reliable, and smaller. However, it took many years and lots of eort
to get to this revolutionary technology [1].
The milestone of the appearance of this inseparable part of every electronic
component stems at 1947 when the eort of John Bardeen and Walter Brattain on
the fourth oor of Bell Labs in Murray Hill, NJ to reduce the presence of surface
state ended up in discovering a transistor [2]. theInvention of solid state rectier at
1874, although that point-contact got limited production, for sure qualies as a
great achievement toward electronic industry [3]. Nowadays a digital camera can be
found in almost every electronic device, including cell phones, security cameras,
industrial cameras, and smart watches [4, 5].
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Speed, resolution, and other design criteria of a camera depend on the application
that it is aimed for. The resolution can vary from one pixel to millions of pixels and
the speed can get up to few hundreds of frames per second [1, 6].
Despite the dierences in the types of the cameras that are designed for dierent
applications, all digital cameras are composed of two distinct parts: the sensing part
and the readout part. The main function of the sensing part is to convert photons
to some electron-hole pair and the readout part applies proper bias voltage to the
sensor, integrates/samples the electron-hole pair generated and after conversion to
voltage, pass it to the output circuit [7, 8, 9, 10].
The design of the sensing part of a digital camera is a function of desired spectral
response, speed, and parameters like quantum eciency and biasing scheme. The
sensors can be integrated to the readout part in the silicon chip or hybridized to the
chip using ip-chip bonding technology. Among dierent regions, infrared can reveal
information that cannot be seen when we bond ourselves to the visible spectrum.
Thermal heat loss inspection of a building, power plant boiler fuel gas leak detection,
product inspection, driver vision enhancer and pipeline leak detection are only a few
of the countless infrared applications [10, 11, 12, 13].

In Fig.

1.1 three infrared

applications mentioned above are shown.

a)

c)

b)

Figure 1.1: Three example applications of infrared imaging, a) driver vision enhancer,
b) product inspection, and c) thermal heat loss inspection of a building.
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The readout part, on the other hand, varies a lot based on the target speed,
dynamic range and the nature of the information that are grabbed.

The ever

increasing demands on having high-speed and high-resolution image sensors require
transmission or storage of a large amount of data,

which in turn results in

consuming large power and having extra cost for developing and maintaining the
system.

The growing big data paradigm has imposed a great challenge to the

modern technological world for ecient storage,

transmission,

and analysis of

humongous data [14]. At the same time, in certain imaging modalities it possible to
relax

the

need

acquisition

for

process,

big

data

followed

through
by

a

intelligent

smart

selection

reconstruction

of

samples

algorithm

in

the

like

the

compressive-sensing (CS) based magnetic resonance imaging (MRI) and computed
tomography (CT), where the scan time has been remarkably reduced [15, 16].
The conventional imaging system suers from inecient data transmission,
additive latency, and large power consumption, which is not desired in real-time
and medical applications [17, 18, 16, 19]. If one is able to achieve the compression
of data at the acquisition phase itself, rather than undergoing post-processing, and
compression of big data, it will result in the saving of power, time, and the ecient
usage of the hardware resources [20, 21]. Compressive image acquisition relaxes the
requirements dictated by the Nyquist theorem and gives exibility in representing
information

with

fewer

projection

coecients

under

the

assumption

that

the

original signal is sparse in some domains [22]. Also instead of reading the values of
intensity sampled at dierent pixels, in the case of a compressive-sampling sensor, a
set of orthogonal gain matrices are loaded to the pixel array and the image sensor
output would be directly an inner product between gain matrices, and the sample
values of the image [14].
To address the big data problem, we propose an ecient system that shifts the
tradition of grabbing and transmitting raw images, to an ecient compressed-domain
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image acquisition system.

This novel method provides the merit of reduction in

acquisition time, which is one of the critical requirements for real-time systems [23].
The common image grabbing technique is shown in Fig. 1.2.
Inspiring from what the human's eyes transfers to the optic nerve [24], what we
need to store or transmit is some concise data that are sparse and depending on the
application may result in dierent type of classes. Processing the image information
inside the chip and sending out the abstract information is the main idea behind
this project [23]. This new scheme is based on the idea that individual pixels carry
independent information and their content does not correlate to what they will have
in the next frame. Although these assumptions are not ideal, it simplies the onchip image processing techniques to a great extent. Figure 1.3 shows a schematic of
system with the intelligent readout integrated circuit (iROIC) that we propose for
the purpose of the integrated acquisition and processing inside a single chip.
The proposed scheme not only is benecial in terms of the cost - because it
removes the need for extra units for the image processing - but it also consumes less
power and introduce less delay that is normally in the post-processing scheme [23].

Central
Processing Unit

Storage Unit

ROIC

FPA

Post
Processing

Figure 1.2: Conventional imaging, storage, and processing scheme.
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1.2 Our proposed in-pixel imaging schemes
Typically, a ROIC consists of a two-dimensional array of unit-cells, where each
of them is responsible for reading/integrating the photocurrent of one photodetector
in the array. To access all pixels, a row and a column decoder addresses individual
pixels and enables some switches to transfer the sampled data to a video amplier
at the output.

A block diagram of the image sensor is shown in Fig.

1.4.

The

row/column driver is needed to provide enough signal strength, where is needed to
drive all the pixels in a row/column. In the iconic block diagram shown in Fig. 1.4,
the timing signal is generated outside the ROIC. However, generation of the timing
signals can also be embedded in the same chip that is used for ROIC. The operation
point of the ROIC also can be hard coded inside the chip. However, the capability
to set it outside would enable the ne-tuning of the operation point in the eld.
In the schematic shown in Fig. 1.4, we assume the chip outputs an analog video
signal. However, in an alternative approach, an analog to digital converter (ADC)
can be embedded in every pixel or a high-speed global ADC can be laid out inside
the chip to enable outputting digital information. While a digital information can be
directed a general purpose DSP to be processed and extract information of dierent

i ROIC

FPA

kind, the big data problem is still not solved in the digital ROIC when dealing with

Figure 1.3: A system level block diagram of the intelligent readout integrated circuit
we proposed for on-chip image acquisition and classication.
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megapixel imaging systems. As a result, digital ROICs are not scalable [25].
To address the big data, we propose two distinct methods for the on-chip
imaging systems that are shown in Figs.

1.5(a) and (b).

image processing hardware demonstrated in Fig.

In the rst pixel-level

1.5(a),

we add some basic

computation components to the unit-cell to extract the spectral features of the
object in front-end of the image sensor [26, 27, 28].

We also propose a max

identier component that can identify the type of the object among the database
that the algorithm has been programmed for.

In the next three chapter, we will

show the potential of this readout integrated circuit to implement multispectral
classication,

when we use it in conjunction with the quantum dot-in-a-well

infrared photodetector [29, 30].

Timing
and
Control

ROIC
Column Decoder
Unit Cell

Row Driver

Biasing and operating
point agjustment

Row Decoder

Column Driver

UC

UC

UC

UC

UC

UC

UC

UC

UC

1

Analog video signal
(FPA output)

Figure 1.4: A system level block diagram of the intelligent readout integrated circuit
we proposed for on-chip image acquisition and classication.
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In the second in-pixel imaging system shown in Fig.

1.5(b), the unit-cell has

the extra feature of controlling the gain of individual pixels when it acquires the
photocurrent. The fact that unit-cell's gain can be programmed per pixel and can
vary dynamically over time, results in a number of great features, such as region of
interest enhancement, nonuniformity correction, and compressive sampling. We will
explain the detail of this ROIC in Chapter 5-7. Following we outline the two main
contributions of this dissertation [31].

1.2.1

Contributions of In-pixel Multispectral Classication
scheme

The focus of this scheme is the in-pixel image processing with the intention of
reducing the multispectral output data. The design, modeling, and characterization
of the chip have been done as a part of this dissertation. The main contributions of

±×

∑ rt

±×

∑ rt

±×

∑ rt

±×

∑ rt

±×

∑ rt

±×

Column Scan

Column Scan

±×

∑ rt

∑ rt

±×

∑ rt

±×

∑ rt

Row Scan

Row Scan
a)

b)

Figure 1.5: a) Readout integrated circuit proposed for hyperspectral classication.
b) Readout integrated circuit for on-chip nonuniformity correction and compressive
sensing.
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the work presented in this report are as follow:

1. The unit-cell that is designed, simulated, fabricated, and tested to work with
DWELL photodetectors. The DWELL sensors are low quantum eciency, and
high dark current devices that show their best performance in the cytogenetic
temperatures. The comprehensive simulation, careful layout, and the extensive
post-layout simulation over the extracted data ensures the functionality of the
designed unit-cell at both room and cytogenetic temperatures.

2. The unit-cell is designed to cover a large swing voltage that is needed for
a DWELL photodetector.

It is also capable of applying both positive and

negative bias voltages to the sensor and in this way utilizes the asymmetric
bandgap structure of the DWELL sensors, which triggers the spectral shift
that is coming from the quantum conned Stark Eect (QCSE) [32].

The

photocurrent can be integrated both in positive and negative directions, which
allows charging or discharging the integrator capacitor. It is also possible to
change the bias voltage during the integration and add or subtract from what
has been integrated previously.

3. The integrated photocurrent in the unit-cell can be either stored in the
sample-and-hold (S&H) capacitor or compared with what is stored in S&H
capacitor and selectively transfers to the S&H capacitor.

In this way the

unit-cell can recognize the type of the object in front of it and report the
spectral feature that is stronger.

The number of comparisons is innite in

theory so it is possible to extend the classication algorithm to larger
databases without any extra hardware.

4. While designing an analog chip, signal integrity is of the highest importance
because there is no noise margin (like what we have for digital signals) to
protect the signal integrity. The careful customized design of the chip secures
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lowering the noise. During the design, all the metal wires are shielded with a
ground metal. A wide and extensive powering grid has been extended all the
way over the chip to ensure having the minimum possible IR drop across the
chip and guaranties the highest uniformity for the response of all the pixels.

5. The Process Design Kit (PDK) of the foundries did not come with an
Electrostatic Discharge (ESD) protection for analog chips. ESD protection is
of vital importance for the designed chip because it has to go through extra
fabrication processes that are indium bump deposition, ip-chip bonding to a
DWELL FPA, substrate polishing and testing. To protect the chip from the
electrostatic discharge, modeling, and design of an ecient ESD protection
has been done for the fabricated chip.

The comprehensive testing conrms

that the designed protection circuit is functional.

6. Input/Output pins are the best (if not the only) way to access the functions
of a chip. Having more IOs means the ability to implement more functions or
the potential of the implementation of extra test-points in the chip. We have
customized the PADs with the goal of minimizing their pitch. In this way we
could implement a lot of test cells that are helpful during the debugging.

7. Precise control over the timing signals are of vital importance in a readout
integrated circuit. Concurrent programming in a FPGA environment helps to
have ne resolution of the events that are to happen when implementing a
multispectral imaging system.
standalone

operating

system

In this project,
that

is

sitting

in

we have implemented a
the

FPGA

memory

and

provides the timing signals for both the intelligent ROIC and also the image
grabber.

8. Tanner-EDA tools that are a great software package to develop small and
middle level projects, generally is not supported by the foundries and usually
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no process design kit (PDK) is provided for Tanner L-Edit users. We developed
our own DRC and extraction commands for Tanner L-Edit and the comparison
against the PDK that has been released for cadence, conrms the functionalities
of our work.

9. Testing of a chip, while it's bonded to a DWELL FPA requires working in
cryostat temperature and that means the need to a Dewar customized for the
design under test. For commercial ROICs usually a Dewar is designed by the
company. For this project we have customized the internal daughter board of
a Dewar from SEIR to provide the needed connections for our design.

1.2.2

Contributions of In-pixel Compressive Sensing scheme

The main focus of this part of the project is to design the needed rmware to
implement on-chip compressed-domain image processing. The main contributions of
this work are as follow:

1. In this design the unit-cell benets from the capacitive trans-impedance
amplier

(CTIA)

structure

with

the

extra

feature

of

having

an

analog

memory inside every pixel that can individually control the gain of every
pixel.

2. The individual pixel bias tunability of the ROIC makes it a perfect candidate
for algorithms that rely on controlling individual pixels, like the nonuniformity
corrections, automatic gain correction and the compressive sampling.

3. The timing signals are generated using a Raspberry-PI (RPB) board that has
the benets of supporting a high speed SPI communication protocol to control
an anlog-to-digital converter (ADC) and a digital-to-analog converter (DAC).
The RPI board generates the timing signals, and at the same time, controls a
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DAC chip to generate the analog bias for dierent pixels during the readout. It
also drives an ADC to read and store the video signal generated by the ROIC.
The SD card memory in the RPI board provides physically large amount of
space to store the bias voltages that are to load to the board and also the
grabbed images.

4. Prototyping of a chip always comes with either dealing with breadboards that
risks the signal integrity or a PCB board that is not easy to foresee all the
possible scenarios. To resolve this issue we have designed a PCB board that
is mountable to the Raspberry-PI and hosts an open cavity LCC chip carrier.
The board oers all the components needed to test a ROIC, such as opamps,
level shifters, buers, and biasing circuits. The board is designed to have some
degree of customizability, so that it can be used for a number of ROICs.

5. The versatile design of the chip along with the exible test setup has oered
many applications, including operation in standalone mode, in-chip region of
interest enhancement, silicon level nonuniformity correction and compresseddomain image acquisition technique like compressive sensing.

6. Functional validation of the designed ROIC with PN junction photodetectors
and the wide input/output dynamic range of the pixels is a good proof for the
next generation multispectral spatio-temporal imaging.
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1.4 Organization of the dissertation
The rest of this report is organized as follow.

In Chapter 2 we discuss some

background and general requirements for pixel domain image compression.

We

briey discuss the design of a readout integrated circuit for infrared imaging in
Chapter 3 and follow the design of an on-chip continuous time-varying biasing
algorithm proposed for multispectral classication in Chapter 4.

In Chapter 5 we

discuss some background and prior works that have been done in the area of
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sensor-level

compression

compressed-domain

image

and

then

we

acquisition.

propose

a

novel

method

Dierent

applications,

for

including

nonuniformity correction and compressive sensing are discussed in Chapter 6 along
with the experimental results. Finally, we will outline conclusions and future works
in Chapter 7.
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Chapter 2
In-Pixel Multi-Spectral Classication
Multispectral imaging and classication is normally performed by utilizing a
broadband detector with a set of narrow-band lters that are physically placed in
front of the broadband detectors.

as an example Fig.

2.1 shows a multispectral

camera, which internally uses a Sony XCD-SX900 CCD camera.

The mechanical

parts required for holding and switching the lters, the speed of switching, and the
cost associated with such a lters are limiting factors for this approach [33, 34].
To circumvent these drawbacks,
perform

multispectral

imaging

and

our group presented a novel algorithm to
classication

by

the

utilization

of

the

continuous bias tunability of the dot-in-well (DWELL) infrared photodetector and
exploit the possibility of real-time on-chip multispectral imaging for classication in
analog domain [26, 27, 28].
Figure 2.2 illustrates two images that are taken from the same object using a
dual color focal plane array (FPA). As shown, because of stark eect, changing the
bias voltage of the DWELL infrared photodetector can shift their spectral response
from Medium Wavelength Infrared (MWIR) to Long Wavelength Infrared (LWIR)
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and in this way the infrared photodetectors reveal features that were not visible in
the other bias voltage. The pictures have been sampled using a conventional readout
integrated circuit [35] and the bias voltage for all the pixels across the FPA is the
same in each case [36].

2.1 Sparse imaging
The traditional way of multispectral imaging is to take the images at dierent
frequencies, sending the spectral information to some post-processing units and
implementing the classication algorithm in the remote machine.

This method of

imaging that is also demonstrated in Fig. 2.3(a) suers number of issues:

1. Processing the captured image data in a separate hardware introduces extra
latency to the classication process.

This is not within the constraint of a

Figure 2.1: A multispectral camera that employs seven bandpass lters to separate
dierent bands on the left and an iconic representation of the internal block diagram
on the right [33]
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real-time application.

2. Because of having a large number of subsystems involved in the imaging and
classication, the power consumption of the system is high and for the same
reason the system suers from extra costs.

3. There is also a bandwidth limitation of the transmission media, which limits
the frame rate of the imager. A classied image poses less data transmission
per frame, which reduces the impact of the bandwidth limitation for the same
frame-rate.

Similar to what we mentioned in the previous chapter, our alternative approach
that is shown in Fig.
acquisition,

2.3(b) is to integrate the image classication within data

inside each individual pixel and develop an on-chip multispectral

classication system. In this way, instead of converting the raw analog information
to digital and sending the raw digital information to a post-processing classication
unit outside the chip, we implement the processing and classication in analog
domain and inside the readout chip. The output of the readout integrated circuit

Figure 2.2: Two pictures that have taken using the same DWELL infrared FPA.
While the bias of the detectors are uniform across the FPA, in each picture, the bias
voltage is selected to optimize the responsivity at MWIR in the left or LWIR on the
right [36].
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will therefore be the abstract data, which is the concise multispectral classied
information [23, 30, 37].

2.2 Bias-tunable photodetector for multi-spectral
classication
In this section, we review the main algorithms and hardware we employed to
exploit on-chip multi-spectral imaging presented in Fig. 2.3(b). The new readout
integrated circuit, which is presented for multispectral classication composed of all
necessary

elements

needed

to

continuously

tune

the

bias

information

A
B
C

Lense

ROIC

A B C

D0 D1

0
0
0
1

0
0
1
1

0
0
1
1

0
1
1
1

of

the

CLASS A

0
1
0
1

CLASS B
CLASS C

Post
processing

ADC

a)
CLASS A
CLASS B
CLASS C

b)

Lense

ROIC

Figure 2.3: a) Conventional ROIC-based multispectral classication imaging system,
which requires extra processing units to extract the class identication of each object
and, b) the ROIC we proposed for this application, which integrates the acquisition
and classication in the same chip.
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DWELL infrared photodetector to implement multi-spectral classication.

These

necessary elements include high-voltage swing, time-varying positive and negative
bias tunability, bipolar integration, and selective sample-and-hold circuits.
Figure 2.4(a) depicts the grown structure of a single DWELL photodetector and
Fig. 2.4(b) shows the impact of changing the applied bias voltage on the spectral
response of the DWELL detector.

Nonetheless,

DWELL photodetector at each bias voltage is 1-2

the spectral response of the

µm

wide and has signicant

overlap with the spectral response associated with other bias voltages. This would
raise the requirement for a spectral tuning algorithm, which will deliver some
narrow-band nonoverlapping spectral lters.

GaAs (n = 2 x 1018cm-3) 0.2um
AlGaAs 500A
GaAs 68.5 A
x30

GaAs (n =
A

InAS QDs (n = 1.4 x 1011 cm-2) 2MLs
x30

In0.15Ga0.85 As 10A
GaAs 30A
AlGaAs 500 A
GaAs (n = 2 x 1018cm-3) 2 um
GaAs S.I. Substrate

InAS QDs (n
In0

A
GaAs (n
GaA

a)

b)

Prof. Krishna’s group at UN

Figure 2.4: a) A sample growth structure of the DWELL photodetector at center
for high technology materials (CHTM), and b) Bias-voltage-dependent spectral
responses of the DWELL photodetector showing potential for multispectral sensing.
Pictures adopted from [26].
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2.3 Spectral-tuning algorithm
The feature selection algorithm,
nonoverlapping

lters

[38].

spectral-tuning

algorithm

In

reported

ideally requires a set of narrow-band and
order
in

to

[26]

address
is

utilized

the

spectral

overlap,

by

forming

a

a

weighted

superposition of photocurrents, obtained by using dierent biases. The weights are
optimally estimates (in the least-square sense) the ideal narrow-band photocurrent.
This will be similar to the use of a broadband detector to probe the same target of
interest through a desired physical narrow-band spectral lter.
the

idea

behind

the

weighted

superposition

algorithm

that

Figure 2.5 depicts
is

developed

to

Figure 2.5: Demonstration of the weighted superposition algorithm to implement the
ideal narrow-band lter by the mean of linear combination of wide-band overlapping
lters [26].
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implement an ideal narrow-band lter, algorithmically [26].
Our group also developed a renement of the algorithm that identies a minimal
set of only four biases to enable sensing of only the relevant spectral information for
specic remote-sensing application of interest.

For the purpose of this thesis, the

application of interest is the classication of three types of rocks: granite, hornfels,
and limestone. From our previous experiments [33], we know that these rocks can be
correctly classied by computing the synthesized feature vector, which is the linear
combination of the incoming test photocurrent with the optimal pre-computed set
of weights (one for each rock type).
Because the set of weights are optimally matched to the spectra of each rock type,
the feature component with the maximum value is the assigned class [33]. Based on
our previous results, the minimal set of bias voltages are
volts, and the three weight vectors are

[+24, −63, −5, −8]
rock).

and

W3

[−3.0, −0.8, +1.0, +2.8]

W1 = [+15, −109, +32, +10], W2 =

= [+11, +3, −128, +24]

(one for each type of

The hardware implementation of this algorithm requires a processing unit

to multiply each photocurrent by each one of the weights. Based on the algorithm
discussed above [33], Fig.

2.6 illustrates a schematic of a unit-cell proposed for

rock-type separation.
The block diagram proposed in 2.6 conrms that to be able to classify the type of
the rocks, compared to a conventional ROIC, the only extra blocks that are needed
to be implemented, are a multiplication and a summation unit that can be easily
implemented in the hardware.
Figure 2.7 shows block diagram of a circuit that can be employed for weighted
superposition part of the classication algorithm. Although the circuit would show
great performance in terms of linearity and responding in real time, it is composed
of more than 41 transistors and additional capacitors. Unfortunately, this unit will
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require an extended area of the unit-cell, which in practice it is impossible to layout
this circuit in the limited area of the pixel.
Another

renement

to

the

spectral

tuning

algorithm

[28]

embeds

the

multiplication (by weights) and addition in the photocurrent integration process by
appropriately adjusting the bias scheme of the DWELL continuously in time.
the next chapter,

we discuss the hardware design and implementation of the

continuous time-varying biasing approach reported in [30].

The rened algorithm

proposes that instead of integrating by a constant integration time of
multiplying by

In

ω1 , ω2 , ω3

and

ω4 ,

τ

and then

the multiplication weight is embedded in the

integration time and the new integration time is

ω1 τ , ω2 τ , ω3 τ

and

ω4 τ .

In this way, using the improved integration scheme, the multiplication weights

X
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IPH (bias4)

X

IPH (bias1)
IPH (bias2)
IPH (bias3)

X

IPH (bias4)

X

IPH (bias1)
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IPH (bias4)
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X
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W11
W12
W13
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IPH (bias1)

W31
W32
W33
W34

X

Figure 2.6: A preliminary high level schematic of the unit-cell we propose for the
rock type classication.
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block could be safely removed and the hardware will be much more simplied. Figure
2.8(a) shows the concept of the earlier weighted superposition algorithm and Fig.
2.8(b) depicts the rened scheme of the algorithmic weighted superposition.

Current
Adder/Subtractor

Current Amplifier 1

Current Amplifier 2

Transimpedance
Amplifier 2

Figure 2.7: A transistor level circuit implementation of the weighted superposition
algorithm. Because the circuit is composed of 41 transistors, it is not likely to t in
the limited area of the unit-cell.

23

Chapter 2. In-Pixel Multi-Spectral Classication

2.4 Conclusions
In this chapter, we briey outlined an algorithmic spectrometer, which is based
on the bias-dependent spectral response of DWELL detector. The spectral tunability
of the DWELL infrared detectors stems in the QCSE eect [39] and the algorithmic
spectrometer suggests observing the object repeatedly by the DWELL detector at
dierent operating bias voltages.

The algorithm proposes set of optimal voltages

that the photodetector must be biased at and also a set of corresponding optimal
weights that the sampled photocurrent must be multiplied to. The set of weights,
which are reported in, is one set for each wavelength of interest.
In the second stage an improvement to the algorithm proposes integration of the
weights in the integration time, which removes the need for the implementation of
the multiplier block in hardware and signicantly simplies the circuit. While the

Class
Output

Σ

Class
Output

w1

w4
w2

w3

a)
Figure 2.8:

b)
Demonstration of the weighed superposition algorithm integration vs

the rened integration scheme that embeds the weights in the integration time and
eliminates the need for the multiplication block.

24

Chapter 2. In-Pixel Multi-Spectral Classication
space limitation of the unit-cell limits the use of a bulky multiplier and/or adder,
the improved algorithm simplies the hardware at the cost of longer integration.
In the next chapter,
multispectral
Continuous

imaging

we discuss the main building blocks of a ROIC for

and

time-varying

in

Chapter

biasing

5

we

approach

propose
for

implementation

spectrally

tunable

detectors [40] algorithm, which we briey reviewed in this chapter .
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Chapter 3
Design of ROIC for Infrared Imaging
A readout integrated circuit capable of real-time multi-spectral imaging has
captured the attention of many research groups around the world [23, 41, 42].

A

ROIC, typically, consists of a two-dimensional array of unit-cells, where each of
them is responsible for reading/integrating the photocurrent of each photodetector
in the array and converting the integrated/read value to voltage.

The ROIC also

has to bias the detector during the integration. To access all the pixels, a row and a
column decoder raster scan all the individual pixels and enables some switches to
transfer the sampled data to a video amplier at the output.
The two intelligent ROICs that we introduced in the Chapter 1 was either
designed to work with an infrared photodetector like DWELL, which can be tuned
to dierent spectral regions as a result of the modulation of its bias voltage or the
chip is intended to work at visible region with a future plan of exploration of
multispectral imaging, which would be part of another fabrication run.
Therefore, in circuit's point of view, the designed ROIC must satisfy the following
requirements:
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1. The multispectral imaging algorithm imposes the requirement to apply bias
voltages in the range

−5 to +5 volts to the DWELL photodetector.

Therefore,

the readout circuit must be able to provide a minimum swing range of

10 volts.

2. The ROIC also must oer enough storage for the charge that is injected from
the detector, otherwise the dynamic range of imager would be very low.

3. Keeping the low quantum eciency of DWELL detectors in mind, the injection
eciency of the circuit must be high so that the circuit collects all the charges
injected by the detector.

4. The circuit must be able to oer a ne control over the applied bias voltages
to the detector so that it can support spectral tuning algorithm discussed in
the previous chapter.

5. The imager also must provide the support for both positive and negative bias
voltages, which is needed by the DWELL detector.

A detailed explanation of the design and implementation of the most important
building blocks of a readout circuit for multispectral application is discussed in the
rest of this chapter.

3.1 The unit-cell
The unit-cell is the main component of a ROIC, which provides proper bias
voltage to the photodetector, integrates the photocurrent on the dened integration
time and samples and holds (S&H) the integrated photocurrent on a S&H capacitor.
Table 3.1 compares the most common congurations of pre-ampliers that are
in-use for dierent applications.
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Table 3.1: Comparison between dierent conguration for pre-amplier used in an
imager. Due to the need for a good bias control, high injection eciency and sucient
charge storage, we have selected CTIA conguration for iROIC.

Structure
SF
DI
BDI
GMI
CTIA

Injection
Eciency
Low
Moderate
High
Moderate
High

Detector
bias
No control
No control
Good
Moderate
Good

Power
dissipation
Low
Low
High
Moderate
High

Pixel
area
Small
Small
Large
Small
Large

Charge
storage
Very low
Low
Moderate
Moderate
Moderate

For the purpose of this these, because having high injection eciency, providing
large voltage swing and high charge storage is of vital importance, we have selected
capacitive trans-impedance amplier (CTIA) conguration for the preamplier. In
this way the circuit also delivers high linearity and large dynamic range that would
best ts in the design criteria for our real-time in-pixel image processing ROIC.
An example schematic of a conventional CTIA unit-cell is shown in Fig.

3.1.

As illustrated in the gure, the unit-cell is composed of an integrator, a S&H
capacitor and a source-follower transistor to buer the charge that is stored in the
S&H capacitor in the form of voltage. Two sets of analog multiplexers, one for row
and the other for column, make the electrical connections between every pixel and
the video amplier.

3.2 Process technology
Due to the required large-swing bias voltage for the DWELL photodetector, a
high-voltage

0.35 µm

CMOS (CL035-DDDD) process technology node from TSMC
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has been selected and used for the implementation of this project.

The CL035-

DDDD process technology supports two poly and four metal layers. While the four
layer of metal is enough for the wiring of all dierent signals across the ROIC, the
two level of poly is a great tool to implement inter-poly capacitors that is a must in
every analog design. The poly-inter-poly (PIP) structure, enables having large value
of capacitors that can be used for the purpose of compensation of the two stage
dierential operational amplier, or storing analog values, at a sample and hold
capacitor. Many other design technologies do not provide this type of capacitors and
force the designer to use metal-insulator-metal (MIM), metal-oxide-metal (MOM)
or metal-oxide-semiconductor capacitor (MOSCAP), which suer from being limited
to the low density that they can provide, consuming the metal layers or being too
non-linear.

Unitcell (CTIA configuration)
Detector
Detector
Bias
Bias

VDD

MUX

Rst/Int

MUX

Int
Rst

MUX
MUX

RRoow
D
Deec w
cood
deer
r
C
DeC olu
m
De cooldum n
c er n
Ou oder
AmO tp
u
Ampulitfpi ut
pl ert
ifi
er

S&H

S&H

Row
Row
Col
Select
Select Column
Select
Select

1 1
Analog
Video
Vid_Out
Output
(to image grabbe)

Figure 3.1: Schematic of a conventional CTIA preamplier, S&H switch and S&H
capacitor and the multiplexers used or the readout.
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3.3 Design of peripherals
Using CL035-DDDD technology the designer has the option to have devices at
both, a low voltage of

3.3 V

and a high voltage of

size for low-voltage devices is
to be at least

1.5 µm.

350 nm,

15 V .

In terms of area, the feature

the gate size for high voltage devices have

In our design, we have used a combination of low voltage

and high-voltage devices to minimize the power consumption, where possible and
also save the area. The high voltage transistors are perfect devices to provide large
bias voltage needed for the QDIP devices, integrate, and amplify the photocurrent
and switch on/o the analog signal. The low voltage transistors, on the other hand,
are ideal choices to implement the timing signals and benet from the possibility of
having higher density and lower power for the devices.
While the ability to combine high voltage and low voltage devices in the same
design oers signicant improvement in terms of area and power, isolating dierent
power domains is critical. The extra space that is needed to implement the guard
ring is the reason we avoided over-mixing the voltage domains.

3.3.1

Row/column select

Acquiring the image value requires addressing all the individual pixels sequentially
and reading the data out, while the pixels is scanned. Mainly, there are two dierent
methods to implement the raster scan circuit, which are:

1. Addressing the pixels using an array of DFFs that are connection serially,
making a shift register, and by shifting a 1 through all the pixels allowing
sequential selection of all the pixels.
implementation for this method.

30

Figure 3.2 demonstrates a possible

Chapter 3. Design of ROIC for Infrared Imaging

2. Implementing, separate shift registers for rows and columns. In this way, at
each instance of time only one pixel, which is the crossing of the selected row
and columns is selected.

In this project, we have used the second method and the row/column selection
circuits are based on chaining DFFs in series.

The reason for choosing the

row/column selection method is that all the transistors in the unit-cell has to be
based on the high voltage technology. This means that if the DFF is to be part of
the unit-cell, as oered by the rst method, around 22 extra transistors has to t in
the

60 µm×30 µm

area of the unit-cell, which is impossible.

1

=1

Output
analog
data

Unitcell 64
Unitcell 02
Unitcell 01
Shift register
prev. PXL
CH

D
clk

Q

> clk

next. PXL
CH

Read-out

VBias
S&H

+

Reset / Int

Figure 3.2:

A possible solution to raster scan the pixels using a chain of DFFs

embedded in pixels. In this gure, for the sake of demonstration, the pixel array is
composed of 64 pixels, which are distributed over 8 rows and 8 columns.
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Our primary criterion is to have the unit-cell based on only high-voltage
transistors

(vs.

mixing

low-voltage

and

high-voltage

devices),

otherwise

the

required clearance between the two dierent voltage domains burdens the area
constraints. Additionally, the extra guard-ring that might be needed to protect the
analog part from the switching noise that is injected by the DFFs that are
switching at high frequency might be a killer to the limited area.

Furthermore,

when the DFF is integrated to the unit-cell, higher number of transistors (all the
transistors that are part of DFFs, inside the unit-cell) will be switching at the
pixel-clock, and this would introduce additional crosstalk to the wrining in the
design.

3.3.2

The DFF

Figure 3.3 shows a schematic of the DFF used in this project, which is composed
of two latches connected in master-slave mode. Figure 3.4 demonstrates a sample

D

CL

CL

CL

CL
CL

Q

CL

CL

CL

CLR

CLK

CL
CL

Figure 3.3: An schematic of the DFF, which is used for the row/column select part
of iROIC project.
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waveform showing the operation of the DFF.
To save the area, all the DFFs are laid out using low voltage transistors and the
output of the shift registers is connected to a level shifter to transform the level of

15 V

the signal to

and also improves the driving capability of the signal in a way

which it can drive all the pixels in a row or in a column.
In a digital system-on-chip (SOC) integrated circuit, which is composed of
millions of standard cells, there is a formal characterization process that takes a cell
extracts and reports the input capacitances of all the cells in the library. Various
delay parameters are also reported as a function of power supply voltages and the
output loads.
translate

the

synthesis

tool

The reported information is then used by the synthesis tool to
circuit
will

from
go

behavioral

through

a

to

the

gate-level

time-intensive

implementation.

algorithm

to

pick

the

The
best

combination of gates, which results in the best speed, area, and power performance.
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Figure 3.4: A sample waveform demonstration the functionality of DFF designed for
row/column selection of the ROIC.
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Many constraints also can be dened as some synopsys design constraints (SDC)
scripts.
In this project, however, because we are dealing with a mixed-signal multi-voltage
power supply circuit, and because of the high restriction over the oor-plan, the
synthesis tool will have a limited choice in selection of dierent component from
a library.

Therefore, instead of taking advantage of some mixed signal modeling

languages such as Verilog AMS, all the analog cells are manually laid out and placed
in the chip. The DFF is designed to deliver the best performance in terms of speed,
power as well as area. In the simulation, the target load that is considered for each
DFF is the sum of the input capacitance of the next DFF in the shift register and
the input capacitance of the level translator.
Following are the process we used to characterize the DFF:

•

Clock input capacitance:

The clock input capacitance of the DFF shown

in Fig. 3.3 is measured by connecting a

10 kΩ

resistor to the clock input of

the DFF and measuring the time constance of the RC circuit that is formed by
the resistor and the capacitance that is seen at the clock input. The measured
low-to-high-level delay (tP LH ) and high-to-low-level delay (tP HL ) for the clock
input are as follow:

tP LH = 27.3 pF
tP HL = 15.2 pF
Therefore the input delay is:

tp−clk =

tP LH + tP HL
= 21.25 pSec
2

And the nominal clock input capacitance would be:

Cin−clk =

21.25 pSec
= 3.1 f F
0.69 ∗ 10000
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Because the clock input is driven from outside of the chip, an amplier with
sucient driving capability could be employed to operate the circuit at the
nominal working frequency.

•

Reset input capacitance:

To characterize the input capacitance of the reset

pin the same method is used and the numbers extracted are as follow:

tP LH = 46.4 pF
tP HL = 15.2 pF

⇒ tp−data =

tP LH + tP HL
= 30.8 pSec
2

Therefore, the nominal reset input capacitance is:

Cin−reset =

30.8 pSec
= 4.46 f F
0.69 ∗ 10000

Although the input capacitance of the reset pin is almost

1.5 of the capacitance

of the clock pin, because the reset pin is not supposed to work at high frequency,
the extra capacitance does not pose any limitation on the operation frequency
of the circuit.

•

Data input capacitance:

Because the data input pin is driven by the output

of the previous DFF, having a low capacitance at the data input is extremely
important. In our design the input data is connected to only two transistors,
one NFET and one PFET with minimum size, which is

1.5 µm

2.36 µm

in width and

in length.

Having these transistors at the minimum size,

the measured delay and

capacitance at the input of the data pin is as follow:

tP LH = 32.7 pF
tP HL = 15.2 pF

⇒ tp−data =

tP LH + tP HL
= 23.9 pSec
2

Therefore, the nominal clock input capacitance would be:

Cin−data =

23.9 pSec
= 3.5 f F
0.69 ∗ 10000
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The same method has been used to characterize the capacitance at the output of
the DFF and also to measure the C2Q delay of the ip-op. In the characterization,
the only point to take into account is to load the output of the DFF with proper
capacitance that are to be connected at the worst case operating condition.

3.3.3

The row/column-select shift registers

The row/column select circuit is a shift register made by chaining DFFs together,
as shown in Figure 3.5.

The RST signal resets all the DFFs and initializes the

row/column select blocks for scanning the row/column pixels. Every pulse on the
CLK input shifts the content of the shift register by one bit. The rst extra DFF
generates the initial pulse needed to be shifted into the pre-reseted shift-register and
makes the one-row/column-at-a-time selection possible.
While wiring the column select Shift Registers, the CLK and RST input signals
are connected to the pixel-clock and line-sync signals respectively, such that the
active column selection changes with every pulse on the pixel clock and the line-sync
will moves the scan to the next line. The CLK and RST input signals on the rowselect-shift-registers, on the other hand, are wired to the line-sync and frame-sync
signals respectively, such that the active row selection changes with every pulse on
the pixel clock and the frame-sync resets the readout. A sample waveform generated
by the row/column-select-shift-registers is shown in Figure 3.6.

Metastability
While it is very tempting to push the limits and design the system for the
highest operating frequency, design for reliability is a very important to consider.
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Any metastability in the DFFs could end-up in failing the whole system.

The

design must be carefully evaluated against the reliability metrics, making sure it
meets all the timing requirements.
Normally in a digital system the setup and hold time are the timing parameters,
which are dened as the minimum timing window, which the data signals must
remain constant before and after the active edge of the clock arrives.

Process

variation could aect the timing, and power distribution across the die could
worsen the operation condition and shrinken the timing window that must be taken
in account [43].
To make sure logic 0 and logic 1 can safely sampled by the DFF and passed
to the next level the circuit design must be away from the violation of setup and
hold time. And violation of these timing parameters could be ended up in latching
an erroneous data.
Metastability, which is dened as sampling a signal, while it is not properly
registered is a potential disaster and once a DFF enters the metastable condition,
the probability of remaining in the state will decay exponentially by time.

Initial pulse
generator

It is

Shift
register

VDD
D

Q

RST QB

D

Q

D

RST QB

Q

D

RST QB

Q

D

RST QB

Q

RST QB

RST
CLK
Sel 1

Sel 2

Sel 3

Sel 4

Figure 3.5: The DFFs chained to make the row-select and column select circuit.
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possible that the unit remain in the metastable condition forever.

To reduce the

likelihood of this disastrous condition, it is needed to wait for signal to completely
propagate to the destination sampling point, before the target DFF look at its value,
otherwise the meantime between failures (MTBF) for a ip-op will be proportional
to the inverse of the operating frequency:

M T BF ∝

1
fclk

(3.1)

Therefore, the reliability of the system will be exponentially proportional to the
Tanner T-Spice 16.31
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Demonstration of a sample waveform generated by a chain of DFFs,

which is used for row-select and column select circuit.
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inverse of MTBF, as follow:

T ime

Reliability = e M T BF

(3.2)

The ideal solution to this problem is to attack using Monte-Carlo simulation.
The Monte-Carlo simulation uses the wafer-to-wafer and die-to-die process variation
that are measured by the fabrication house (TSMC in this case) and will nd the
worst case timing condition that the circuit might face.
To verify the functionality of the row-select and column select circuit in the
desired operating condition, a back-of-the-envelope estimation relies on the setup
time tsu , hold time th , clock-to-Q delay of the ip-op tc2q and the propagation delay
of the circuit

tp .

The back-of-the-envelope estimation requires that the minimum

hold time must be:

thold ≥ tc2q + tp,comb
However,

because

conditions (70

K)

the

circuit

and up to

(3.3)

must

320 K ,

work

at

temperatures

as

low

as

cryostat

the equation above must hold at dierent

temperature/voltage (TV) corners otherwise the circuit may fail at the operating
condition.

3.3.4

The level translators

As mentioned before the row/column select shift registers are implemented using
low voltage devices. However, the unit-cell is constraint to the power supply that is
needed for the DWELL infrared photodetectors. A high voltage signal at the output
of the row/column selection circuit may not even reach to the threshold level of the
switches at unit-cell. The level-shifter is built to translate the level of the voltages
so that they can be captured by dierent switches. In addition to translation of the

39

Chapter 3. Design of ROIC for Infrared Imaging

level of the selection signals from 3.3 V to 15 volts, the level-translators also provide
proper driving strengths, so that all the switches in the active row or column can
be driven by the corresponding level translator. Figure 3.7 depicts the schematic of
the level-translator block. The four transistors on the left are all at the minimal and
xed size.

Because their load is minimum, their reliable operation is guaranteed.

The size of the transistors on the next two stages are selected based on the load that
they are to drive, which is the accumulative input capacitances of all the switches
that are connected to each selection signal.

3.3.5

The output amplier

The output amplier has a critical task in the performance of the image sensor.
The quality of the image is a function of how well the output amplier is delivering
the analog signal and how much noise is added by this stage.

There are many

dierent congurations for the output amplier. One option is a two-stage dierential
amplier, which is great when we are required to change the amplitude of the signal

VDD

Q_HV

QB

QB_HV

Q

Figure 3.7: The low to high level translators circuitry and the row/column driver.
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and the opamp will provide us with the gain needed. On the other hand, the opamp
is needed to be stabilized using an internal or external compensation capacitor.
In this project, because the output amplier is needed to buer the video signal
and no amplication is needed, we have decided to take the simplest possible design,
which is a single stage amplier that works as a buer.

In this way we drive the

capacitance associated to the PAD and the input capacitance of the image grabber
and at the same time we stay away from the complications that are tied to designing a
more sophistication amplier. The schematic on Fig. 3.8 presents the transistor-level
implementation of the output amplier.

3.3.6

ESD protection

Electrostatic discharge (ESD) protection has a critical rule in every electronic
integrated circuit. The primary function of the ESD protection is to bypass accidental

VDD

Output
INP
Vbias

Figure 3.8: The switch level circuit diagram for the output amplier. Voltage

VBias

is fed from outside of the chip, so depending on the operating temperature or the
nominal power supply it can be adjusted to provide the best performance in the eld.
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electrostatic charge to the VDD or VSS power rail and to protect the internal circuits
that are sensitive and can be damaged by the discharge.
There are a lot of dierent structures available for the ESD protection circuit
and most of the process design kits (PDKs) come with few ready to use pre-laid
out designs for the ESD protection. However, most of available designs, cover the
needs of digital circuits and are not suitable to be used for analog input/outputs.
Therefore, in this project we have designed the ESD protection devices and veried
their functionality through simulations and experiments.
The ESD protection used in this project consists of a set of wide NMOS and
PMOS transistors with their gates connected to the bulk and power rail, respectively.
This conguration ensures the ESD transistors are o in the normal operation, and
when an external component wants to pull the rails over VDD or below VSS, it
clamps the input like a forward biased diode.
An important scenario are the pins that are to work at high speed, which have
very low tolerant to the load capacitance. The pins that are to connect to current
sources should be excluded from the ESD protection, otherwise due to the leakage
current ESD circuitry, it is denitely not possible to determine the exact amount of
the current that is delivered to the actual device under test. Figure 3.9(a) shows the
ESD protection, which is designed in this project. Our design is based on the ESD
PAD frame designed by TSMC 0.35 technology PDK.
As the schematic suggests, because the gate-source terminals of the transistors
are short circuited, both of the transistors are o in the normal operation, and the
current passing through the transistors are limited to their leakage current. As soon
as the voltage on the pin tries to go over the power rail (VDD) or below the bulk
voltage (VSS), either the PMOS or the NMOS will start to conduct and will form
to a diode congured MOSFET in forward biased. This will direct the surge current
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or any other external sources to the voltage rail; instead of the transistors inside the
circuit. All the layers are redesigned to t higher number of PADs around the chip
and as a result having access to higher number of test-cells.
We had some chips wire-bonded by MOSIS and we were recommended in having a
minimum pitch of

130 µm between PADs to guarantee having in house wire bonding.

Figure 3.9(b) shows the equivalent circuit to the Fig. 3.9(a).

3.3.7

Optical leakage

A mistake in design of a light sensor is that only the part of semiconductor that
is intended to react to light is photosensitive and the rest of the circuit will operate
normally, as there are not illuminated. The shortcoming of the mentioned mistake
might lead to measuring a wrong number for the responsivity or quantum eciency

VDD
VDD

Signal

a)

b)

Figure 3.9: a) A schematic of the ESD protection circuit used in this project, which
is a NMOS and a PMOS transistor, which their gate are short circuited to their
source so they are normally o, and b) the equivalent circuit, which is two reverse
biased diodes.
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of a detector or it might be much worse, causing the whole chip fails in the eld. As
an example we have run some measurements, trying to characterize the responsivity
of a silicon based photodetector.

The setup was composed of a monochromator

as the light source that can scan the wavelength by a resolution of
source-meter to measure the photocurrent as each wavelength.

0.1 nm

and a

The source-meter

was coupled to the detector using a multi-mode optical ber with a core of

1 mm.

Initially we measured the density of the optical power at the output of the ber
and

then

we

measured

monochromator.
degrade

the

the

photocurrent

of

the

detector

as

a

result

of

the

Using the customized setup we build for this measurement, to

statistical

noise

we

repeated

the

characterization

10

measured the optical power and photocurrent at each wavelength.

times

and

We calculated

the responsivity by the mean of the following equation:

R(λ) =
where

Pavg (λ) × AP D
,
IP havg (λ)

(3.4)

R(λ) is responsivity of the detector at wavelength λ and Pavg (λ) is the average

optical power density getting to the active area of the detector.
detector is denoted by

The area of the

AP D and IP havg (λ) is the average measured photocurrent of the

detector as a result of the incident

Pavg (λ).

Because we are using a monochromatic

illumination source that is scanning over wavelength, in the above equation
and

IP Davg

and

IP D

noise.

is a function of the wavelength. We have given a subscript

avg

R, Pavg
to

R, P

because we have repeated the measurement 10 times to cancel the statistical

The physic says the absolute limit for the responsivity of any detector is

achieved by the mean of following equation:

Rideal (λ) =

q
λ
hc

(3.5)

This equation suggests that if all the incident optical power is converted to electronholes, if the semiconductor is perfect with no defect, if all the electron-hole pairs are
generated at the depletion region and we can collect all of them then we will get the
responsivity denoted by

Rideal (λ).
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To conrm the speculation above we made another setup using a narrow laser
beam as the light source. We developed a LabVIEW program to control the position
of the laser pointer using a stepper that has precision of

0.1 µm.

As the position of

the laser pointer was crossing over the edge of the detector the LabVIEW program
was measuring the photocurrent. Our initial expectation was to see a step function.
However, we could see some photocurrent even when the laser pointer was
away from the edge of the detector.

100 µm

This observation leads to dene an eective

collection area that is determined by the optical penetration depth of photons and
the time-constant of the diusion carriers. Figure 3.10 demonstrates the result of the
scanning of the laser pinter over the edge of the detector.

The issue discussed above

has led the designers to consider an optical window over the detector to optimize the
responsivity [44, 45].

Figure 3.10:

Demonstration of the leakage current, which is a result of photons

getting to the side of the detector.
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3.3.8

Optical isolation

When designing a circuit like an readout integrated circuit that will be exposed
to light, it is very important to keep in mind that every part of silicon that is to be
exposed to light will react dierently compared to the time it is not illuminated. The
light changes the density of electron-hole pairs, an as a result the operating point
of every transistor. Therefore, the part that is not supposed to react to light must
be properly blocked using metal layer(s) and if possible the metal blockage must be
extended over the side of diusion for at least a hundred micro meter, otherwise some
photons can get to junction and modulate the conductivity and channel properties.
A good example of the application for this blockage is the ESD protection. In
this project all the four metal layer that are oered by TSMC CL035-DDD are used
to block the incident light. At the same time the metal layers are used in a form
of a grid to distribute power and ground around the chip. Figures 3.11(a) and (b)
demonstrate the optical blockage over the ESD protection devices made using metal
layers. The optical leakage blockage over the unit-cell is shown in Fig. 3.11(c). Note
that the circuit is intended to work in infrared region and a focal plane array (FPA)
is going to be fabricated over the chip, therefore the small opening between the metal
layers should not be an issue.
Additionally, because the readout circuit is going to work in infrared region,
where the responsivity of silicon is lower compared to visible region, the infrared
photons that might pass the FPA and get to the silicon is limited. However, if the
readout circuit is intended to work in the visible region and if the FPA is integrated
in silicon and is part of the ROIC, the optical leakage must be carefully taken into
consideration.

Otherwise, optical power will change the operating point and the

performance will be compromised.
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3.3.9

PAD

PAD is a critical part when it comes to importing/exporting a transaction to any
chip. There are two main aspects to consider in designing every PAD: 1) mechanical
2) electrical properties. Mechanical consideration recommends having all the metal
layers on the top of each other and connected using sucient number of VIAs (if there
is no thick metal layer reserved for PADs). Paying no attention to this consideration

M1 & M2
Metal layers
over PAD frame

M2 & M3
Metal layers
over PAD frame

M3 & M4
Metal layers
over PAD frame

a)

net blockage (union
combination of all the
metals)

Metal layers over unitcell

b)

c)

net blockage (union
combination of all the
metals)

Figure 3.11: a) A picture of the geometry of dierent metal layers in the layout of
the ESD protection, b) the net area of the ESD protection that is covered by metal
is shown in black, and c) individual metal layers over the unit-cell on the left as well
as the net area, which is covered by metal on the right side.
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might cause the PAD peel o during the wire-bonding, which results in failure of the
chip in the lab.
The PAD must also be large enough to make the wire-bond and packaging of
the chip possible.

However, in order to work at higher frequencies, the parasitic

capacitance must be as low as possible, which translates to having the smallest
possible geometries for the PAD.
The PAD we designed in this project is based on TSMC CL035-DDDD PDK.
However, we redesigned almost all the layers and VIAs to match the design rules of
the new process design kit.

3.4 Post-silicon validation
To implement multispectral classication supported by the spectral tuning
algorithm discussed earlier in this chapter, the readout integrated circuit fabricated
at the foundry has to process and get prepared for the ip-chip bonding to the
DWELL FPA. The rst step is to test the chip electrically and make sure the chip
is functional and can satisfy the specications that it is designed for. In this step,
before ip-chip bonding, there are a number of specs that can be veried, which is
for example to make sure the row select and column select are working or the chip
is not failing because of a short-circuit between the power rails or any other place
in the chip that have not been discovered by the extraction commands or have not
been covered while the design was to be veried functionally.

Any miss in the

verication of the features could potentially lead to a bug and in that case either
the chip has to be redesigned or there might be some room to x it using focused
ion beam (FIB) technology.
Independent of the source of failing stems in the design (e.g.
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fabrication defects), the designer must invest on the required considerations for test.
To test the chip in the lab, two requirements must be met:

1) controllability 2)

observability. The controllability is the ability to trigger the value of dierent points
of the design from the pins at primary input and the observability is the capability
of observing the value of any point of the design.
For a digital design there is a formal way of eld-testing, which benets from the
fact that every node can holds either a state of 1 or 0. The synthesis tool converts
the RTL design to its gate-level equivalent circuit, nds all the DFFs and replace
them with a scan ip-op to create a shift-register. In the test-mode, the state of
chained ip-ops can be changed using a bit-stream that is shifted to them from a
primary-test-input or their values can be read out using a primary-output that is
intended for the purpose of testing.
For an analog circuit, on the other hand, the state of dierent nodes is not limited
to 0 and 1. In fact, each node at any point of time can have any value between
VSS and VDD. In addition, to have a better insight to the design, for any node
of the design we must be able to measure the input/output capacitance, frequency
response, swing range, and slew rate, leakage current and noise.
It is obvious that having test-points for every node of the design is not possible
and the number of pins on the chip does not allow for having access to each point
of the chip. Additionally, the circuit that is designed to set the state of a node or to
sample the design will load the circuit and will compromise the functionality itself.
Therefore, the trade-o is to select the optimum number of points to control/observe
the functionality of the chip and still have enough insight to root-cause the problem.
Fortunately number of dierent cells that is making the ROIC is limited.
Therefore, if we have proper number of test-points to validate the functionality of
all these dierent building blocks, we can verify the design functionally.
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3.5 The EDA tools
The EDA tool that has been employed in this project to design and simulate the
chip are T-Spice and L-Edit from Tanner EDA. Tanner EDA tools are a windows
based software package that is fast, handy, and powerful. It can handle even a large
design at the complexity of a chip. The only issue with using this tool is the lack
of support by foundries. While the foundries usually do not provide the tanner user
with the Process Design Kit (PDK), the simulation library of H-Spice is completely
compatible with the T-Spice and it satised our simulation needs without any need
to modify the model les.
The missing component was the design rule checks (DRCs) and the extraction
commands that we developed at UNM. For extra verication, the nal design was
imported to Cadence Virtuoso to verify all the DRC rules. The Tanner EDA tool
does have some limitations in synthesis of RTL codes. However, in the design of the
readout integrated circuit in this project, we did not need the synthesis features,
because the design has to be done manually.

Recently, Tanner EDA tools was

acquired by Mentor Graphics, which has some addition new features that allows
the designers to use the DRC and extraction rules directly from Calibre tool. This
new feature gives designers higher degree of condence. The picture in Fig. 3.12(a)
depicts the layer selection window of Tanner L-Edit and Fig. 3.12(b) demonstrates
an screen-capture of the readout integrated circuit that we designed, after it is
imported to Cadence Virtuoso.
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3.6 Image grabber
Figure 3.13(a) presents the waveform for RS-170 video signal, the standard black
and white video format. Because only one line is used to send the timing signals and
the video information, a combination of amplitude and frequency are used to trigger
the start of a new frame or a new line. The point to emphasize is that a receiver
would be sensitive to the level of the signals to mark an active line or frame[46].
Similar timing signals are used in an image grabber, such as NI PCI-1410, with the
only dierence that the timing signals are provided using separate line. This should
be considered when developing an image sensor and building the test circuit. The RS170 timing requirements or any other standards that are used in the image grabber

TEST CELLS
TEST CELLS

ROW SELECT

TEST CELLS

PIXELS

COL SELECT

a)

b)

Figure 3.12: a) A screen-capture of the layer selection window in Tanner-EDA and
an example asymmetric NMOS transistor from the TSMC CL035-DDD technology,
the technology, which is used in this project, b) and a screen-capture of the chip that
is designed for multispectral classication. The picture is taken after the design is
imported to Cadence Virtuoso for the extra pre-silicon verication.
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should be considered in developing the rmware. Figure 3.13(b) demonstrates the
timing signal we have implemented in the FPGA board to work with NI-1410.

a)
Frame
Line 2

Line 1
PXL1 PXL2

Line 3

PXL3

Frame Sync
Line Sync
Pixel Clock

b)
Figure 3.13: a) Demonstration of timing diagram used in RS-170 standard for black
and white video [46]. b) A sample waveform demonstration of RS170 timing signals.
RS170 is a protocol for which is used in many image-grabbers, including NI PCI-1410,
one of national instruments' image grabbers, which is used in our lab.
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3.7 Conclusion
In this chapter, we presented the basic requirement for the implementation of
multispectral imaging in chip.

Then we outlined the main building blocks of an

integrated circuit targeting infrared imaging. All the critical components including
the row/column select, the ESD protection, the output amplier are discussed.
Additionally the EDA tools and image grabber that is employed in this thesis are
reported.

We also described the process technology node, which the chip was

fabricated

in,

and

outlined

some

important

design

criteria

that

have

to

be

considered when the chip is to be exposed to light.
In the next chapter, we will use the foundation developed in this chapter to design
a custom ROIC for  Continuous Time-varying Biasing in a Chip, which in used for
on-chip multispectral classication.
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Continuous Time-varying Biasing in
a Chip
In Chapter 2, we outlined the multispectral classication algorithm that is
based on the bias voltage dependence and the spectral tunability of DWELL
photodetectors.

The proposed technique generate a linear combination of the

DWELL's photoresponce taken at some optimal set of bias voltages to deliver a
narrow-band spectral lter.

In Chapter 3, we discussed the requirements for a

readout integrated circuit, which are to work with an infrared photodetector such
as DWELL, which has low quantum eciency, needs a large swing voltage, and the
bias has to be modulated. Then, we presented the main building blocks needed to
readout an image from such detector.
In this chapter, we extend the hardware implementation for the multispectral
classication technique that was discussed earlier [40]. The hardware presented in
this chapter is a readout integrated circuit optimized for multispectral classication
(MSC-ROIC), which aims to output the class of the object that is being imaged by
the hardware. The MSC-ROIC is optimized to implement multispectral classication
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in each pixel independently, and builds up a map showing the class at each point.
To implement the multispectral classication, the circuit must be able to apply both
positive and negative bias voltages to the photodetector.

This is guaranteed by

opamp with negative feedback in CTIA conguration, which ensures proper bias
voltage is applied to the photodetector
Based on the weighted superposition algorithm reviewed earlier, the hardware
required to implement multispectral classication must follow the procedures below:

1. Apply proper bias voltage to the DWELL photodetector.

Using the CTIA

conguration while the integration switch is open, the integration capacitor
will close the opamp loop, and the negative feedback will force the negative
input of the opamp to follow whatever voltage that is applied to its positive
input.
2. Integrate the photocurrent corresponding to the applied bias voltage for a
specic time that is proportional to the rst weight (i.e.

multiplication is

implemented by means of integration time).
3. Apply second, third, and fourth bias voltages to the DWELL photodetector
and integrate the corresponding photocurrents over a time periods that are
proportional to the associated weights.
4. Transfer the overall integrated photocurrent to the rst S&H capacitor.
5. Repeat the procedure above for the second and third weight vectors and record
the resultant charge in the second and third S&H capacitor.
6. Compare the integrated voltage and recognize the rock type based on the
relative magnitude of the voltages for classication.

The process mentioned above has to be repeated continuously to nd the class of the
new object, in-case of any change.
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4.1 Integration in dual polarity
The suggested optimal set of weight vectors for the spectral tuning of DWELL
infrared detectors [40] requires multiplication of the photocurrent with both positive
and negative weights. A possible solution to the negative integration that normally is
not available in any conventional preamplier, is to use a two set of current mirrors,
then selectively multiply the injected photocurrent by either

+1

or

−1.

However,

current mirrors are normally wide transistors, which is not in agree with the area
constraint of the system.
As an alternate approach, the hardware must have the ability of integration in
both polarities of the photocurrent.

Figure 4.1(a) shows a revised CTIA that

performs integration in both polarities.
integration. When the switches labeled

The four switches control the polarity of

1

are connected, as shown in Fig. 4.1(b),

the photocurrent charges/discharges the capacitor and when the switches labeled

Detector
bias

a)

2

1

1

2

Detector
bias

Detector
bias

b)

c)

Figure 4.1: A CTIA preamplier featured with the integration in both positive and
negative polarities by using extra switches that can ip the integration capacitor.
Reseting of the capacitor happens when all the switches are shorted simultaneously.
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2

are connected as shown in Fig.

reversed.

4.1(c), the polarity of integration becomes

The reset functionality is provided by the mean of shorting the four

switches simultaneously.

4.1.1

Design of the max-identier

Applying

three

sets

of

weight

vectors

to

the

photocurrents

while

the

photodetector is biased properly will result in three dierent voltages that must be
compared mutually to produce the class of rock that is being imaged by the sensor.
Three

S&H

capacitors

are

needed

to

hold

the

superimposed

values

for

the

comparison and they have to be controlled independently using three independently
controlled switches. Figure 4.2 depicts a possible conguration for the three S&H
capacitors and the arbiter.

The arbiter reports the type of the rock based on the

S&H1
S&H2
S&H3

relative magnitude of the integrated values.

Detector
bias
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Ou
am tput
pli
fie
r
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2

MUX

Max
identifier

VDD

1

Video
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Row
select Column
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1

2

Figure 4.2: A CTIA unit-cell capable of multispectral classication, which models
the conguration of the integration capacitor and the four switches to control the
integration polarity and the three S&H capacitor and the analog comparison block.
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4.1.2

The optimized unit-cell

To implement the block diagram above in silicon, there would be a need to
implement about 35 transistors and ve capacitors (one compensation capacitor for
the opamp, one integration capacitor and three S&H capacitors). The arbiter also
would needs to be laid out in the unit-cell.

Because of the large number of

transistors and capacitors, the block diagram shown in Fig. 4.2 is not suitable for
unit-cell designs. Instead, a revised version of the block diagram is proposed in Fig.
4.3,

where

utilizes

less

area

than

the

one

shown

in

Fig.

4.2

with

better

functionality. The revised unit-cell has only one compensation capacitor, one S&H
capacitor and an integration capacitor that also works for the S&H purpose.
In the revised block diagram, the rst integrated sample corresponding to the rst

VDD
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cod
ers

SH+RS.CS.LD

1

Figure 4.3:
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Revised block diagram of the unit-cell proposed for multispectral

classication.
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weighted superposition, is transferred to the S&H capacitor. The second and third
samples, while the integrated sample is in the integration capacitor, are compared
against what is stored in the S&H capacitor. The integrated charge is transferred
to the S&H capacitor only if it is larger than the S&H value otherwise it will be
discarded. The comparator is located outside of the unit-cell, where the new value
stored in the integrator capacitor is compared against the old value stored in the
S&H capacitor. The proposed design also has the extra benet that the number of
weighted superpositions are not restricted to three. Because the hardware keeps only
the largest of the recent samples, it is practically capable of performing any number
of comparisons. The S&H capacitor is updated in one of the following conditions:

1. After the integration of the rst set of the photocurrents corresponding to the
rst set of weight vectors. At this condition, the S&H signal will be asserted and
all the S&H capacitors in all the pixels are updated with their corresponding
integrated photocurrents.

2. This situation is also triggered at the end of the integration corresponding to
the second and the third set of weight vectors. The condition for this update
is that the net integrated value be greater than what is stored in the S&H
capacitor. Two handle this situation, the comparison is done outside the pixels
and pixels are updated sequentially as they are compared.
logic implements the selective update of the pixels.

RS.LD

row and outside the pixel and it is combined with the

CS

A complementary CMOS implementation of the
in Fig.

4.4(a), which is composed of

12

The

RS.LD.CS

implemented per

signal in the unit-cell.

SH + RS.LD.CS

transistors.

is shown

The depicted circuit

exhibits superior performance in terms of power and speed. However, to meet
the restriction criteria over unit-cell's area, we have used the circuit that is
depicted in Fig.

4.4(b), which is composed of only four transistors with the
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same functionally.

The complete switch level schematic of the unit-cell, the column select and the
switches for the output video signal are demonstrated in Fig.

4.5.

In this

schematic, the opamp is a dual stage dierential amplier, which is composed of
transistors and one compensation capacitor.

8

To meet the area restriction coming

from the pitch between dierent pixels of the FPA, all the transistors are at the
minimum size dictated by DRC, which is W=2.36

µm

and L=1.5

µm.

The bias current for the opamp and the operating point of the source follower
are controlled from outside of the chip. A 10 to 1 current mirror is implemented to
help with controlling and applying low currents in the range of 100 nA to

5 µA.

VDD

RS

CS

LD

S&H
VDD
LD

S&H

VDD

CS
RS

CS
S&H

CS

CS

S&H

RS.LD
SH+RS.CS.LD

b)

a)
Figure 4.4:

Demonstration of the circuit controlling the S&H switch, which is

triggered either using the S&H signal or when the arbiter decides that the recent
integrated value is greater than the value already stored in the S&H capacitor.
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Because the opamp output voltage starts from

VDET −Com

after the reset, the

reference is not zero. In order to provide zero volt reference for all the pixels during
the readout, the input to Q1 source follower is taken from N2 (vs connecting it to
the output of the opamp), as it is shown in Fig. 4.5. Switch S3 is connected to GND
to set the reference for the integration capacitor.
The PMOS transistors connected to the outputs of the unit-cell are the active
load to pull-up unit-cell's output. The operating point of these transistors are also
set from outside the chip, which provides extra knobs to optimize the circuit for
the target type of photodetector and/or operating temperature/voltage. Each of the
pull-up transistors and output video switches are utilized for each column.
Figure 4.6 depicts an example of a waveform, demonstrating the operation of the
circuit. In the waveform, the bias vector is
are

[+3, +5, −4.5, 2] and the weight vectors

W 1 = [+2, +1, +3, −2], W 2 = [−2, +1, +2, −3] and W 3 = [−1, +2, +2, −3].

Note that the weight vectors and bias voltages listed here are not the result of an
optimization algorithm and are selected only for demonstration. Dierent regions of
operation are labeled with R, P, N or S to indicate a

Negative integration

Reset,

a

Positive integration,

a

or a S&H to the S&H capacitor, respectively.

The waveform is composed of reseting the integration capacitor three times by
triggering both

Int_Mode_1

and

Int_Mode_2

switches simultaneously.

Each

reseting is followed by modulating detector biases with the four values listed above
and the integration time that each bias comes from the three weight vectors.
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Column Select
Column Select_B
Sample & Hold
Sample & Hold_B

Figure 4.5: Switch level demonstration of the unit-cell proposed for multispectral

10:1 CURRENT MIRROR FOR BIAS
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4.2 Test rmware
To test the MSC-ROIC, several analog and digital signals are needed to be driven
by the test system. A MicroBlaze Development Kit, Spartan-3S1600E from Xilinx,
was chosen to generate the needed timing signals. There are a number of benets to
use this method, that includes its low cost and its stand-alone features. Additionally,
the clock rate of 50 MHz allows to oer precise timing signal with sucient resolution

1st set of
weight vector
P
N

2nd set of
weight vector
P
N

S&H

S&H
Reset

The 2×16 LCD display of the board helps to display the

S&H
Reset

Reset

for the clock dividers.

3rd set of
weight vector
P
N

Bias
Integrated
charge

CLK
Int. mode#1
Int. mode#2
S&H
Samp. int. cap.

Figure 4.6:

A sample waveform, showing dierent states the circuit traverse to

implement the feature extraction algorithm.
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internal state of the written operating system for the imaging system.
The FPGA-based controlling system is a exible tool for signal generation as well
as for FPA testing and characterization. The features listed above present unique
features that facilitate the operation, oer exibility on connection and measurement
of all signals, and improve the online-visual analysis of the system's state. The main
features include:

•

Phase and duty-adjustable pulse generation for testing of specic blocks with
multiple digital and analog inputs.

•

Synthesized ramp-signal generation for analog response and clock feed-through
analysis.

•

Repetitive

pulse

train

to

access

to

a

specic

pixel

of

the

matrix

for

characterization and testing of related analog circuitries.

4.3 Experimental setup
We designed a custom PCB board to test the chip and to deliver high signal
integrity. The design of the PCB was based on having enough recongurability so
that it is adaptable to any future design. A picture of the PCB board connected to
the Xilinx FPGA board is shown in Fig. 4.7(a). A micro-photograph of the chip is
shown in Fig. 4.7(b). The chip has 32×36 PADs. However, the socket we used had
support for only 25×25 PADs so only the PADs that are meant to test the main
chip are wire-bonded. The other PADs that are connected to the test-chips are left
oat or are wire-bonded to the cavity of the chip-carrier to be grounded. The total
dimension of the die is

6052 µm×5452 µm.
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Figure 4.7(c) shows a picture of the unit-cell that is designed in L-Edit.
dimension of each pixel in the designed readout circuit is

60 µm×30 µm.

The

The reason

for having a nonsymmetric dimension for the unit-cell is to have a consistent pitch
with the focal-plane arrays (FPAs) and also to have enough room to t the large
number

of

transistors

and

capacitors

needed

to

implement

the

classication

algorithm.

c)

b)

a)

Figure 4.7:

a) A picture from the experimental setup including the custom

recongurable PCB designed to host the test-chip on the right and a Spartan-3E
Development board, which is used to generate the timing signals on the left, b) a
micro-photograph of the chip, which is wire-bonded to a 25×25 socket and soldered

to PCB, and c) a picture of the layout of the unit-cell.
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4.4 Top view of the prototyped chip
A block diagram depicting the top view of the proposed readout integrated
circuit

for

multispectral

classication

is

shown

in

Fig.

4.8.

The

row/column-decoders generates the timing signals to raster-scan all the pixels. The
driver shifts the level of signal and improves the driving capability, which in turn
enables controlling all the pixels in a row/column. The driving strength is designed
based on the net active capacitance at the inputs of the transistors that are
connected to each individual signal.

Timing
and
control

ROIC
Memory in FPGA
board

Column decoder

Figure 4.8:

Row driver

Row decoder

Biasing and operating
point agjustment

Column driver

UC

UC

UC

UC

UC

UC

UC

UC

UC

1
1

Block diagram of the proposed readout circuit for multispectral

classication.
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4.5 Experimental results
The readout integrated circuit designed for multispectral classication was
successfully tested in the lab. Following we overview three dierent experiments we
conducted to validate the functionality of MSC-ROIC.

•

In the rst experiment we report here, a single standalone unit-cell is used to
validate

the

chapter.

weighed

superposition

algorithm

The standalone unit-cell is biased,

discussed

in

the

previous

and the timing signals are

generated using the Spartan-3E evaluation board we discussed earlier.
basically

modulated

the

integration

time

in

the

positive

and

We

negative

integration modes and measured the unit-cell's output using a Sourcemeter
236.

The photodetector current is constant during each experiment and fed

through a Sourcementer 2400. The measured values are reported in Table 4.1.

Each of the experiments was repeated 100 times, and the values, which are
reported in Table 4.1, are the average of the measured values.

The column

labeled Expected value is what we are expecting based on the equation

Q = I.∆t
(4.1)

= C.∆V ,
which results in:

∆V =

I.∆t
.
C

(4.2)

As seen in Table 4.1, there is an average of

15

of errors between the measured

values and the one forecasted using equation (4.2). We believe the source for
this deviation is charge sharing, nonlinearity of the transistors in the unitcell and dierent sources of noise in measurement tools.
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Table 4.1:

Measurements over the standalone unit-cell using Spartan-3E for the

generation of the timing signals and the measurements are done using a Sourcemeter
236, and the current is applied using a Sourcemeter 2400.

IPD = 3 nA
Int #1
Experiment
Experiment
Experiment
Experiment
Experiment
Experiment

#1
#2
#3
#4
#5
#6

Int #2

0 ms 200 ms
200 ms
0 ms
40 ms 280 ms
280 ms 40 ms
40 ms 200 ms
200 ms 40 ms

PDBias = -2
PDBias = 0
PDBias = +2
Expected Measured
Measured
Measured
Error
Error
Error
value
value
value
value
-3.02 V
-2.7 V %9.0
-2.7 V %9.0
-2.8 V %7.0
3.02 V
2.7 V %12.0
3.1 V %4.0
2.7 V %10.0
-3.62 V
-4.1 V %12.0
-3.9 V %7.0
-3.9 V %7.0
3.62 V
3.7 V %3.0
4.0 V %10.0
3.9 V %7.0
-2.41 V
-2.4 V %1.0
-2.6 V %8.0
-2.4 V %1.0
2.41 V
2.4 V %0.0
2.5 V %4.0
2.5 V %2.0

IPD = 5 nA
Int #1
Experiment
Experiment
Experiment
Experiment
Experiment
Experiment

#7
#8
#9
#10
#11
#12

Int #2

0 ms 200 ms
200 ms
0 ms
40 ms 280 ms
280 ms 40 ms
40 ms 200 ms
200 ms 40 ms

Expected
value
-5.03 V
5.03 V
-6.03 V
6.03 V
-4.02 V
4.02 V

PDBias = -2
PDBias = 0
PDBias = +2
Measured
Measured
Measured
Error
Error
Error
value
value
value
-5.0 V %0.0
-4.7 V %6.0
-5.4 V %8.0
5.4 V %8.0
4.6 V %8.0
5.1 V %2.0
-5.6 V %7.0
-6.6 V %9.0
-6.1 V %1.0
5.3 V %12.0
6.2 V %3.0
6.3 V %4.0
-3.7 V %9.0
-4.0 V %1.0
-4.1 V %2.0
3.6 V %10.0
4.4 V %10.0
3.9 V %3.0

capacitor, which is used in the calculation of the expected value, is based on
the extraction over layout, which has some degree of inaccuracy, We also could
not see a strong correlation between the bias voltage that is applied to the
detector during the integration and what we have measured at the output of
the unit-cell. This is what we expected, considering the fact that we have used
a silicon photodetector for this experiment, where its photocurrect is a very
weak function of the applied bias voltage. It is worth mentioning that for a
silicon photodetector, the bias voltage reported in Table 4.1 is referenced to
the backplane of the FPA, so an +2 V is actually
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which means the detector is reverse biased in all the reported experiments.

•

Figure 4.9 shows a picture of the video signal and the row/column-select pulses,
which are serially shifted out after selecting all the rows/columns. The results
shown in Fig. 4.9, which is taken while the chip is mounted in a dewar and
tested cooled down to cryostat condition, demonstrate that the designed ESD
protection, row/column decoders, and their corresponding drivers, video signal
buers, and the unit-cell are entirely functional for the desired application.
If any of the components listed above are not functional, the result would
translate into failure of the chip, and the timing signal shown in Fig. 4.9 would
not be generated by the chip.

For example, if the column-select DFFs are

not properly connected, or if there is some sort of setup/hold violation in the
column-select circuitry, the single pulse labeled as

(64 + 1)th

selection signal

would not be generated. Additionally, this single pulse says there is no stuck
at one/zero in the row/column-select circuitry.

Test
Row

Sync time for the
image grabber

Pixel data

Video Signal

Row select pulse
for row 128+1
Column select pulse
for column 64+1
Pixel clock

Figure 4.9: The video signal and the row/column pulse that shifts out of the last
row/column.
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•

In the third experiment, the ROIC with no detector is connected to an image
grabber and the output is captured while a laser pointer is shining on the
surface of the ROIC. Although no detector array was installed over the ROIC,
the laser pointer changes the carrier density of the pixels under the beam, and
as a result, the operating point of the detectors is changing. This results in the
image shown in Fig. 4.10, which clearly shows the functionality of the system.

Having the comprehensive validation of the chip, the next step is to hybridize the
DWELL FPA to the readout circuit, followed by testing the chip in real-time rock
classication. The prerequisite for ip-chip bonding is a successful fabrication and
growth of the DWELL detectors. The multi-spectral classication algorithm must
also be recompiled based on the characteristics of the new growth.

Table 4.2

Sample #1

Sample #2

Figure 4.10: The output image generated by the MSC-ROIC as a result of a laser
beam shining to the ROIC. While no detector was installed, the change in the
measured value comes from the variation in the operating point of the readout
circuit's pixels under illumination.
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Table 4.2: Specications of the chip designed for on-chip multispectral classications.
Number of transistors in the unit-cell

26

Number of capacitors in the unit-cell

3

Technology

TSMC CV035-DDD

Photodetectors

DWELL

Integration capacitor

199 fF

S&H capacitor

228 fF

Compensation capacitor

34 fF

Input signal swing

13.0 V

Output signal swing

12.5 V

Power supply

15 V /3.3 V

Transistors bias current

1 µA

Unit-cell dimension

30 µm×60 µm

Unit-cell array size

128×64

6052 µm×5452 µm

Chip dimension

summarizes some specications of the chip.

4.6 Future plans
With the chip successfully passing the post-silicon validation, the next step is
to exploit multispectral imaging in the lab. However, the prerequisite for such an
experiment is the growth and fabrication of a spectrally tunable photodetector such
as DWELL and ipchip bonding of the DWELL FPA over the MSC-ROIC. In the
following subsections, we outline the steps that must be followed for a continuation
of this project. We also explain some consideration regarding the needed test-points
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and alignment marks that we have embedded targeting the hybridization and postsilicon processing:

4.6.1

Post-silicon processing and ip-chip bonding

Having

the

initial

testing

done

and

after

validation

of

the

MSC-ROIC

functionality, the DWELL FPA must be mounted over the chip to enable the chip
to exploit the infrared multispectral imaging.

Figure 4.11 demonstrates a block

diagram of the MSC-ROIC, integrated with the DWELL FPA. The 2D-array of
balls forms the electrical connection between the MSC-ROIC and the FPA. The
balls, which are usually made of indium bond the two pieces using ip-chip bonder.
We overview dierent steps that the chip must undergo to be hybridized to the
FPA. These steps are also shown in Fig. 4.12.

1. The

rst

postprocessing

step

probably

photodetector contract with metal.

would

be

the

deposition

of

the

This is necessary because it will help to

make a better bond with indium bumps during the ip-chip bonding.

ROIC
Figure 4.11: An iconic demonstration of the DWELL FPA ip-chipped over the next
generation MSC-ROIC. The contacts of the MSC-ROIC side are gold plated, and
the bonding is made using indium.
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2. Because indium melts at

156.6◦ C ,

the ip-chip bonding is probably totally

safe for the chip. However, some alignment marks are needed that are used in
the hybridization step to align the FPA over the chip. Figure 4.13 shows the
alignment marks we embed in the layout.

Although the MSC-ROIC will go

through chemical-mechanical polishing (CMP) and the surface of the chip will
be planarized, it is important to have a minimum amount of features under the
alignment PADs. Otherwise the planarization step of ip-chip bonding might
fail.

3. Under-ll-epoxy is the process we exploit to apply epoxy to ll the area between
the chip and and FPA, providing mechanical strength needed for the bumps
and prevents indiums from oxidation. The chip's PADs must be at least

0.5 mm

away from the sides of the FPA; otherwise, they will be covered with epoxy.

4. The back-side polishing is the step in which the chip is installed over a plate
and polished for long time to get rid of the extra supporting material on the
back of the FPA. The handling of the chip in this step and previous steps might
be a source of failure. The only recommendation for the designer might be to
include proper ESD protection to save the internal logic from failing in the
event of an electrostatic discharge.

4.6.2

Testing at cryostat condition

The dark current of DWELL FPAs is so high at room temperature that it
surpasses the photocurrent, which means the measurement must be made only at a
cryostat condition. The challenge for testing at low temperature is the number of
dierent pins must be provided by the dewar. Because typical dewars are designed
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for conventional readout schemes, which need very few timing signals and power
rails, a dewar must be customized for the purpose of testing the chip. To have the
cost under control, we found the best solution was to take ISC9705 dewar and add
the extra wiring needed to support accessing to all the test-points, to set all the
operating points and to provide all of the timing signals. A picture of the ISC9705
dewar and the modication we made on the breadboard are shown in Fig. 4.14(a).
To retain the compatibility of the dewar with the MSC-ROIC that it originally was
designed for (provided mainly by the SEIR Co.), none of the existing connections
was touched and only the pins with no-connection were routed to the outside.
Figure 4.14(b) demonstrates a picture of the breadboard inside the dewar and the
modication diagram.

1. Mesa etch

2. Passivation

5. Indium
metal

6. Indium
reflow

3. Contact metal

7. Flip-chip
bonding

4. Under
bump metal
Under-bump
metal

8. Underfill epoxy
removal
and sub.
Sub. removal

Substrate

Figure 4.12:

Demonstration of dierent processing steps for DWELL FPA and

ipchip bonding to MSC-ROIC.
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4.7 Conclusions
In this section, we discussed the design, outlined the fabrication, and presented
the testing results of a single chip CMOS readout integrated circuit for multispectral

Alignment PADs for planarization step
PADs to be bonded to the active DWELL detectors
PADs to be bonded to the backplane
PADs to be bonded to the test DWELL detector
Electrical ring, shorting all the DWELL substrate
contacts

Figure 4.13: Demonstration of the alignment marks designed over the MSC-ROIC,
which are used for aligning in the ip-chip bonding stage. The picture also shows
the contacts designed for the active DWELL detector array, and the test detectors
that are accessible directly using direct outputs on the PAD ring. The ring around
the FPA provides three rows of substrate contacts, which are short circuited using
metal4.
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a) A picture of the dewar, which is modied for testing of the

breadboard inside the dewar and the modication diagram.

rock classication. The input signals have a dynamic range of 13.0 volts in the input
and 12.5 volts at the output. The chip was fabricated through MOSIS using TSMC's
The designed readout circuit works with an array of

128×64 pixels, and is able to apply both positive and negative large bias voltages to
the DWELL infrared photodetector, change the integration polarity, and compare
the integrated value against previously integrated samples to classify the rock type.
The test chip was successfully tested as an independent MSC-ROIC, and it is
now ready to be hybridized with a DWELL FPA. The proposed design is an ideal
candidate for advanced smart-pixel imaging systems, such as real-time multispectral
classication imaging, and infrared remote sensing imagers.
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Chapter 5
A ROIC for Spatiotemporal Bias
Tunability
There is an inherent trade-o between the generation of big data by imaging
systems

and

constraints.

eciency

in

Traditional

extraction
imaging

of

useful

systems

is

information
burdened

within

by

the

real-time

acquisition,

transmission, and storage of excess data bearing redundant information for the
given application of interest. Transmission of the extra information requires a high
bandwidth and results in consuming extra power to store or transmit.
post

processing

imposes

extra

latency

and

burdens

the

power

Similarly,
constraints

[47, 48, 49].
There is a need to address this problem by intelligently acquiring limited but
important sets of data and then processing the abstract information. This in turn
needs an additional ability, where computations are performed at the pixel level,
within the readout integrated circuit, at the front end of the imager [50]. Real-time
compressed-domain image sampling is the center of attention of many researchers
around the world. As Candes and Wakin [22] stated Many natural signals are sparse
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or compressible in the sense that they have concise representations, when expressed
in the proper basis. Compressive sensing/sampling (CS) exploits the fact that many
signals can be built based on few nonzero coecients in a suitable basis. CS refers to
the type of imaging that compressed data acquires directly at the sensor level, rather
than conventional techniques in which the sensor collects raw data, and then later
on the information is compressed for storage or transmission in some sub-processing
units. The benets of the compressed sampling are when the sensor is dicult to
be manufactured [51] or when a lower delay is desired for acquiring/processing the
image data [23].

As CS removes the need for extra post-processing at the sensor

level, it reduces the power consumption as well [51].
In the pursuit of seeking ecient computational imaging hardware, which tends
to address the memory eciency, low power consumption, and minimal latency
requirements, we demonstrate a CMOS-based imaging hardware, which supports
compression at the acquisition time, inside the pixel.

5.1 Background and previous work
For a typical image sensor, imaging involves reading out the values sampled at
dierent pixels [52];

whereas with compressed-domain hardware, a set of gain

matrices is loaded to the pixel array, and the image sensor's output would be a
linear combination of the projection of the object's reectance function to the gain
matrices [16, 53]. In the following paragraphs, we make comparisons among a few
other works devoted to the problem of online compression, and hardware domain
sensing based on matrix projections.
One of the earliest reported hardware implementations to the compressive sensing
is based on a single-pixel camera [49].

The single-pixel imaging utilizes a digital

micro-mirror (DMM) [54] to project the incident light coming from the object to
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the digital masks. The photodetector samples the integrated light coming from the
sample, which are modulated by using the DMM. This method usually is used for
far infrared imaging, where having an array of low-cost, small-size photodetectors is
not feasible. The DMM degrades the sensitivity of the imager, and the alignment of
dierent components is a limit to the scaling of this method. An iconic demonstration
of a compressive sensing setup with a bolometer as a sensor is shown in Fig. 5.1.
An

optical

domain

coded-aperture-based

compressive

sensing

has

been

demonstrated in [56]. A random phase mask injects the measurement matrices, and
the modulated intensities at dierent pixels are sampled using a low resolution
imager. This technique suers from the noise added by the optical masks, and the
complexity of the alignment setup is a big challenge.
A

CMOS

imager

is

demonstrated

in

[57],

which

utilizes

a

ip-op-based

shift-register distributed over the pixel array to hold the random digital patterns.

Figure 5.1: An iconic representation of a compressive sensing setup with a bolometer
for the sensor, and a micro-mirror array to implement the projection [55, 49].
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To implement measurement matrices, the shift register selectively disconnects the
pixels from the readout, and implements the measurement matrices. The proposed
hardware, which oers only multiplication by a binary value, limits the compressive
sensing algorithm to the binary projection matrices, which is composed of only 0
or 1. Furthermore, there is no control over the bias voltage of the detectors, which
means

many

supported.

features

oered

by

a

modulation

at

the

detector

level

are

not

And nally, the unit-cell does not support integration; therefore, the

proposed hardware cannot work with detectors with lower quantum eciency.
Figure 5.2 presents our proposed monolithic CMOS image sensor that can run as
a standalone image sensor, and is able to perform spatiotemporal region of interest
enhancement [31]. The hardware is also capable of generating already compressed
images as well as canceling the nonuniformity inherent in process variation or other
sources, such as voltage drop across the image sensor. The main contribution of this
hardware is the introduction of control over per-pixel gain by the mean of modulation
of photodetector's responsivity, which is demonstrated as a controllable gain symbol
in the pixels. The capacitor represents the analog memory that is embedded to store,
and hold the bias information for individual pixels. The, and gate selectively enables
dierent pixels to load the bias voltage to the active pixel, and this selection occurs
at the same time that pixels is being scanned for the readout; therefore no delay
penalty is associated with the new design.

While sampling the integrated voltage

to the sample, and hold (S&H) capacitor, voltage

Vref

is used as a global reference

voltage for all the pre-ampliers. This removes the bias voltage from showing up in
the readout, and makes the readout value meaningful.
During the readout, the bias information, which is loaded to dierent pixels, can
be dierent from each other, and also from the bias that is loaded to the same pixel
in the previous frame.

This is what we call the spatiotemporal independence of

pixels biasing scheme. We discuss the detail implementation of the intelligent ROIC
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(iROIC) in the next section.

5.2 Design of the pixel
Implementation of a compressed-domain imaging system requires a means to
implement projection of the object's reectance function to the gain matrices, and
we have approached this problem is by embedding a ne control over operating
voltage of each individual pixel's detector. The current hardware is designed with
an array of n+/nwell/psub detectors that is laid in silicon out along with the rest of
the readout integrated circuit.
The graph in Fig.
detector.

5.3(a) demonstrates a cross section of the n+/nwell/psub

Figure 5.3(b) shows the measured photocurrent of the n+/nwell/psub

photodetector at seven illumination levels. A green LED is used as the light source
in this experiment, and the intensity is modulated by controlling the injection

VDD

Row scan

Column Scan

∫

Row sel.
Sel.
Col. sel.
Sel.

S&H

Bias control
circuitry
and analog
memory

VBias
SWref
Vref

Row Scan
Column
scan
Figure 5.2: Block diagram of the individual pixel bias tunable readout integrated
circuit, and the CTIA-based unit-cell at the extended view.

The extra circuitry

added to the CTIA-based unit-cell enables setting independent bias voltages for
each pixel while the previous integrated voltage is being read out.
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current. The LED is placed at almost

40 cm

the illumination intensity is uniform.

away from the detector, which means

The illumination intensity is measured

simultaneously, and the reported optical power is scaled to the area of the detector.
As seen in Fig.

5.3(b), because the photo-response is a function of both the bias

voltage, and the intensity of the light, one could load the projection matrix to the
pixel array, and acquire the image while the pixels are operating at dierent gains.
Figure 5.3(c) demonstrates the measured photocurrents in a normalized scale,
which

proves

photocurrent.

the

change

in

the

optical

power

only

scales

the

measured

This could lead to many applications that will be discussed in the

following sections.
Because

capacitive

trans-impedance

amplier

(CTIA)

NW

PSUB

a)

N+

b)

the

best

1.99E+09 photons per second
1.33E+09 photons per second
6.64E+08 photons per second

1.2

1.0

Normalized number of
photoelectrons per second

P+

Number of photoelectrons per second
Billions

2.32E+09 photons per second
1.66E+09 photons per second
9.97E+08 photons per second
Dark

provides

1.0

0.8
0.6
0.4
0.2

0.9
0.8
0.7
0.6
0.5
0.4
0.3
0.2
0.1
0.0

0.0

-0.2 0.3 0.8 1.3 1.8 2.3 2.8 3.3 3.8

-0.2 0.3 0.8 1.3 1.8 2.3 2.8 3.3 3.8

Applied reverse bias ( V )

c)

Applied reverse bias ( V )

Figure 5.3: a) A cross-section of the n+/nwell/psub photodetector. b) The measured
photoresponce of n+/nwell/psub photodetector as a function of the applied bias
voltages at dierent illumination levels. c) The measured photocurrents, which are
normalized to one.

82

Chapter 5. A ROIC for Spatiotemporal Bias Tunability

performance in terms of precise control over the detector's bias voltage, as well as
providing high injection eciency, large voltage swing, and support for good charge
storage, we have selected this conguration as the base for preamplier.

Figure

5.4(a) depicts the detailed block diagram of the unit-cell of iROIC. In the proposed
unit-cell,

the conventional CTIA conguration is featured with the ability to

control individual pixel's bias voltage.
Here we briey explain the process that is followed to operate the compresseddomain imaging:

1. The bias control circuit is composed of an analog switch,

SWBias ,

that is

enabled when the row-select, and column-select signals address the pixel; then
the analog memory is loaded with the bias voltage.

RESET
CLK

Column
selector
Row
Selector

a)

b)

Detector
Common

SWInt
V-Col

RS(n)
RS(n)

CInt

PD

VBias-Col

SWHold
SWRef
VRef

CS(m)

VBias(m,n)

RS(n)
CSW(m)

CBias

CHold
VBias-Unitcell

CS(m)

ROW-RST
ROW-CLK

(Analog Memory)

c)

VDD

VBias

COL-CLK
COL-RST
WIDTH-CTRL

Figure 5.4:
composed of

CSW(m)

SWBias
CLK
RESET
WIDTH

Column
Row Selector
selector

a) Switch level implementation of iROIC unit-cell.

15

transistors, and three capacitors.

the row/column select peripherals.
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2. During the integration, the bias is held at the analog memory. Both
and

SWRef

SWBias ,

switches are o for the entire integration time to protect the

CBias

capacitor from changing.

3. At the end of the integration,

SWRef

switch is enabled to set the same reference

voltage for all the pixels, and make the sample values meaningful.

To provide a high voltage swing range, the chip has been fabricated at the TSMC
CL035HV technology. A major challenge in design of this circuit was the trade-o
between the number of functionalities, and the area for the pixel. To comply with
the pitch of standard focal plane arrays (FPAs), we decided to restrict the unit-cell to

30 µm×30 µm.

The constraint imposed by area forced us to have all of the switches

at the minimum size supported by the technology node. All the switches are based
on a single NMOS transistor. The rest of the area was equally divided between the
capacitors to achieve the highest possible resolution for the output image data. In
total, the unit-cell is composed of seven transistors for the dual-stage dierential
amplier, and eight transistors for the rest of the unit-cell circuitry. The unit-cell
also includes four capacitors that serve as the compensation, the integration, the
sample, and hold, and the bias voltage holder capacitor.

Figure 5.4(b) shows the

video switches as well as the active load for the source follower at the output of the
unit-cell, and the ROIC peripherals are shown in Fig. 5.4(c).
To have a model for the transfer function of the imager, we have measured the
response of the system to a uniform level of illumination at dierent bias voltages.
The normalized imager's photo-response is shown in Fig. 5.5. In the error-bar graph,
the mean, and standard variation is based on statistical analysis over all pixels in
the whole 96×96 frame, and each measurement was repeated

10

times to reduce

random noises. The mean value, and the standard variation shown in this gure are
used as the base for selection of bias voltages when it comes to implement a real
application in the system. Inferred by the curve is that the system responds to the
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bias voltage in a semilinear fashion as long as detector's bias voltage is constrained
to

∼ [+0.4, +3.5].
The silicon-based photodetector has been laid out in the form of a

10 µm

strip

on the right, and top side of the unit-cell, which increases the size of the pixel to

40 µm×40 µm.

A microphotograph of the fabricated chip is shown in Fig. 5.10(a),

and the layout of the unit-cell is shown in the extended view. The dimension of the
pixel array is

3840 µm×3840 µm, and the total area of the chip, including test-cells,

PADs, and ESD protection, is

5140 µm×5140 µm.

Nevertheless, we have considered n+/nwell/psub photodetectors as a means to
exploit compressed-domain image acquisition; the circuit would work ne with any
type of detector, which the nominal operating voltage, and current of the detector
t in the specication of the designed readout integrated circuit. Additionally, we
have embedded extra knobs, such as the bias current of the preamplier, the
integration time, and the readout clock speed that are set from outside the chip.
This knobs can be employed to adjust the operating point, and optimize for the

Normalized responsivity

1.0
0.8
0.6
0.4
0.2
0.0

0.5

1.0

1.5

2.0

2.5

3.0

3.5

4.0

Detector bias (V)
Figure 5.5: Demonstration of the normalized responsivity of the system to a uniform
illumination level. The transfer function drops the hint of how the system reacts to
the modulation of the detector's bias.
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detector of interest.

Our next generation iROIC would be based on dot-in-a-well

(DWELL) [58] quantum well infrared photodetectors (QWIP) [59].

The DWELL

infrared photodetector utilizes the quantum-conned Stark eect (QCSE) [39] to
allow the spectral response of the sensor to span over the range of
if detector's bias voltage is properly controlled by the circuit.

7 µm

to

11 µm,

The graph in Fig.

5.6(a) shows a sample growth structure of DWELL infrared detector, and Fig.
5.6(b) demonstrates spectral response of a DWELL photodetector.
Using DWELL detectors, the next generation of iROIC will enable exploration of
on-chip spatiotemporal multispectral imaging. The extra cost for this transition is
growth, and fabrication of a DWELL focal plane array (FPA), and ip-chip bonding
to iROIC. An iconic demonstration of the next version of the hardware integrated
with DWELL FPA is shown in Fig. 5.6(c). In this version, the cost, and challenges
for the DWELL integration are avoided by embedding a per-pixel n+/nwell/psub
detector, and in this way we decoupled the challenges of the circuit design from FPA
integration considerations.

Indium bumps
DWELL
DWELL
FPA FPA

Indium
bump

ROIC

Column Select

ROIC
Figure 5.6: a) A sample growth structure
of DWELL infrared detector, the detector
that is used as a base in designing current iROIC to ease the transition to
multispectral imaging in the next generation of the hardware, and b) a sample
spectral response of DWELL detector as a function of the applied bias voltage. c)
Iconic demonstration of a DWELL FPA hybridized over ROIC.
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5.3 Experimental setup
The spatio-temporal region of interest enhancement system oers a variety of
features when the chip is mounted on well designed rmware, and hardware.

To

support high signal integrity, a recongurable PCB is designed, which hosts the
chip, and provides the timing signals required for the operation.

The PCB board

also supplies all dierent powers, and bias voltages required for the image sensor. The
board, oers not only robust connections, but it also introduces clean timing/video
signals.

Also, because the board is designed based on a schematic, in contrast to

twisted wires, it is much easier to trace, and nd problems on the schematic.

A

picture of the test hardware is demonstrated in Figs. 5.8(a), and (b).
In terms of the software, it is needed to support the capability to load integer
values for the bias voltages of dierent pixels.

Our initial approach was to use a

TEST DEVICES

TEST DEVICES

ROW SELECT

96x96 pixels

COL SELECT

Figure 5.7: A microphotograph of the fabricated ROIC, the row, and column select,
and the test devices. The unit-cell is shown in the extended view. The total area of
the fabricated chip is

5140 µm×5140 µm.
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Digilent Spartan 3E FPGA Starter Board as the main controller of the system,
which is a very good solution when the precision of the timing signals is of the
highest importance. However, and unfortunately, the development board does not
come

with

adapter.

the

embedded

rmware

required

to

communicate

over

a

network

Additionally, the embedded memory in the board is limited to a few

hundred kilo bytes, including the BRAM, and distributed RAM. This means when
it comes to image grabbing for long runs of acquisition, the burst of frames has to

a)

b)
Figure 5.8: a) A photo of the old setup.

b) The PCB board designed for the CS

project that is connected to an FPGA board for the timing signals. c) The schematic
of the designed PCB board for the CS project.
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break into small chunks, which is very time consuming.
While

the

image-grabber,

initial
and

method
the

of

characterization

LabVIEW

programs

we

was

based

developed

on
to

an

NI-1410

automate

the

characterization with the help of a 2400 source-meter, the requirement for sucient
space has made us replace the test setup with an autonomous conguration, which
is based on a Raspberry-PI board that generates the timing signals, and at the
same time communicates with a DAC board to convert the digital (RPB) weights
stored in the SD card to analog. The RPB board drives an ADC board as well, and
in this way samples the video signal, and generates the image.
The main reason for choosing the RPB as the main controller is its extended
support for on-board memory in the form of a micro-SD card. The typical FPGAs
do not support for high volume storage, and this challenges the storage of massive

Column Scan
Row Scan

Figure 5.9: The new characterization system developed for the IPBT-ROIC embeds
the image grabber inside the chip.
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bias information.

A DAC converts these digital values to analog, and then feeds

them to the iROIC. The output video signal is sampled using an ADC chip, which is
derived by the RPB. The sampled data are both sent to a remote computer for the
purpose of online monitoring, and also are stored in the local memory of the controller
to be processed later. The RPB board acts as a standalone controller for the iROIC,
and performs all of the image acquisition details. The RPB board is controlled using
a desktop over LAN, and test vectors are loaded using Linux's standard commands
such as rsync, ssh, scp, and etc. A block diagram of the experimental setup is shown
in Fig. 5.10(b). The control over bias information of every pixel's detector, and the
exibility oered by the experimental setup have enabled many dierent applications,
which are explained in the following sections.

Raspbery Pi board

PCB

DIO

DAC

Micro
SD card

ARM
processor

ADC

ssh
RJ45

scp
rsync

Figure 5.10: A block diagram of the experimental setup, which includes a Raspberry
Pi board as the main controller of the system, an ADC, and a DAC to set the bias
voltage of the detectors, and grabs the readout of the imager. All communication
between controller, and a remote machine is over SSH.
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5.4 Conclusion
In this chapter a wide dynamic range, high voltage, dual polarity, individual-pixel
bias-tunable ROIC is reported. The test chip contains a 96×96 array of unit cells, and
the controlling logic circuits for readout functionality.

The chip that is fabricated

on the TSMC's CL035HV-DDD CMOS process technology utilizes CMOS-based
photodetectors.
A exible test, and characterization system is developed, which not only helps
to ne-tune dierent readout parameters but also provides a exible tool that can
be used in upcoming similar projects. In addition, a specic PCB board is designed
for testing the chip, and a Raspberry-PI controller is used to provide the speed,
storage, and exibility needed for the system. All of the timing signal generation,
bias voltage generation, and image grabbing is integrated into the new hardware.
The novel-designed image sensor, along with the autonomous testing environment,
oer a variety of discrete compressed-domain image processing, which we will discuss
in the next chapter, and is based on the ability of choosing an intelligent detector
biasing scheme.
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Compressed-domain Image
Processing Applications
Dramatic advances in the eld of computational and medical imaging over the
past decades have enabled many critical applications, such as night vision, medical
diagnosis, quality control, and remote-sensing applications [60, 61, 15, 62, 63]. The
increasing demand in image quality and its delity need an increase in pixel count
and a sophisticated post-processing mechanism to eciently store, transmit, and
analyze this enormous quantities of data [64, 65, 66, 67]. There is an inherent tradeo between the generation of big data by such imaging systems and eciency in
extraction of useful information within real-time constraints, limiting the ecacy of
such sensors in real-time decision-making systems [68, 69].
In the previous chapter, we proposed a new hardware that oers per-pixel
modulation

of

the

gain

through

a

customized

CTIA

preamplier.

The

spatio-temporal modulation of the gain enables a number of applications, which are
discussed below:
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6.1 Functioning as a stand-alone camera
Depending on the modulation scheme applied to the chip, dierent applications
can be delivered.

In the simplest scenario, if all of the pixels are biased with the

same voltage, the iROIC camera can be used as stand-alone camera. In this mode of
operation,

Vbias

should remain constant, and as a result, the gain used for dierent

pixels is the same.
The extra benet of this hardware over the conventional CTIA is that in
standalone mode, because the reference voltage for the readout is dierent from the
detector's bias voltage, a

Vref − Vbias

oset is applied to the measured values, which

means a level shifter is embedded in every pixel. This method is benecial if there
is a constant oset at the output of the imager. Figure 6.1 shows four images that

(a)

(b)

(c)

(d)

Figure 6.1: Four images that are taken using iROIC camera in normal mode.
Phantom, b) a cell, c) some rice grains, and d) UNM logo.
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are taken by an iROIC camera in stand-alone mode.

6.2 Region of interest (ROI) enhancement
The support for continuous spatio-temporal control over the bias voltage applied
to each photodetector enables region-of-interest enhancement achieved by means of
selectively modulating responsivity of detectors located in the region of interest.
Many applications benet from this method, which are briey discussed below:

•

Enhancing the contrast of image over a given region, which is originally poor
due to the limited dynamic range of the sensor. This is also a solution to the
challenge of nding an optimum bias for a high-contrast image, where part of
it is saturated and some other parts are at the noise level. A smart selection
of bias voltages enforces all pixels to operate in a linear region.

•

Achieving dierent resolutions for dierent regions of a given image by using
submasks corresponding to low-pass response and high-pass response is another
application. This scheme is useful in the surveillance and medical applications,
which the user may be interested over a specic region and wants to ignore the
information in the rest of image.

•

Spectral selectivity in dierent areas of the image is another application of
the hardware. However, the requirement is to have support for multispectral
tunability at the photodetectors.

Figure 6.2(a) shows the original image of the white matter, which we used at the
input of iROIC in the image segmentation experiment.

Figure 6.2(b) depicts the

white-matter image we have taken with iROIC when a uniform bias is applied to all
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the pixels, and Fig. 6.2(c)-(f ) presents the same scene with the exception of applying
dierent bias to some selected area, which we refer to as a region of interest.

6.2.1

nonuniformity correction

There are many dierent sources of variations in an image, such as process
variation for the IC design (including inter-die and intra-die variations),

the

nonuniformity of the fabrication of detectors, the IR drop in the power distribution
of the chip, and the dierence in the IR drop for the dierent signals. Normally, the
imager

output

is

passed

through

post-processing

stages

to

deal

with

these

variations. Having the ability to tune the gain of dierent pixels individually, the

Figure 6.2: a) Original white-matter image used for imaging. b) Image is taken using
iROIC with a uniform biasing for all pixels, where some of the pixels are saturated
due to the high intensity.

c, d, e, and f ) The same scene is imaged using proper

biasing for dierent areas that normally are at the noise oor of the imager.
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variations can be directly removed in the chip, without the need for external
processing.

6.2.2

On-chip compressive sensing

The block diagram of discrete cosine transform (DCT) coding is show in Fig.
6.3(a). Fig. 6.3(b) shows the block diagram of the inverse discrete cosine transform
(IDCT). As shown in Fig. 6.3(a), to encode an image, normally the output of an
imager is passed through a few post-processing blocks. The idea here is to produce
already compressed data by embedding the DCT coecients inside the image sensor
and, in this way, implement the so-called compressive sampling algorithm at the chip

DCT

a)

Entropy
coding

Entropy
decoding

Quantizer

Dequantizer

IDCT

b)
Figure 6.3: a) Block diagram of DCT coding, and b) decoding and inverse DCT
coding.
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level.

6.3 Nonuniformity correction
The pixels are designed to maximize the sensitivity to the photo-response.
However, the overall performance of the sensor is limited by noise, which comes
from many sources and contributes to the output signal.

Random noise is a

temporal variation in the signal, is not constant, and changes over time, from frame
to frame. This type of noise, which is hard to predict, has a statistical distribution
and can be canceled statistically by averaging [70, 10].
On the other hand, pattern noise is the spatial variation in the photo response of
dierent pixels while they are exposed to a uniform illumination. This type of noise
is xed over time and cannot be reduced by averaging. Pattern noise stems from the
variations in the growth or fabrication of the photodetectors. The dierence in the
driving and sampling circuitry or the variation in power distribution also results in
deviation in responsivity in the form of pattern noise [13].
Pattern noise is composed of xed pattern noise (FPN) [71, 72] and photo response
nonuniformity (PRNU) components [73, 74]. The FPN is measured in the absence
of illumination and is a result of variations in growth, detector dimension, doping
concentrations, fabrication defects, characteristics of transistors (VT ,

gm , W , L, etc.)

[75, 76], or nonuniformity in the distribution of power [77]. Additionally, at highspeed readout, the dierence between the resistance and capacitance that is seen at
the output of dierent unit-cells also can cause nonuniformity. The second component
of pattern noise, PRNU, is a function of illumination and varies with on the dimension
of the photodetector, the doping concentration, and the color of the light incident to
the detector [78].
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Nonuniformity correction is an important topic under investigation when dealing
with processing inconsistencies that leads to unfavorable pattern noise. Independent
of the source of the nonuniformity, it can be corrected using the following techniques:

1.

Single-point calibration technique:

In this method, a uniform scene is

imaged, and as a result, a constant gain and oset are calculated per pixel
that later is processed to the value that is sensed by the detector to correct the
responsivity.

2.

Two-point calibration technique:

In contrast to the single-point method,

in two-point-based nonuniformity correction, two dierent uniform illumination
levels are used as the calibration points, and as a result, an oset and a gain
are calculated for each pixel.

The oset and gain are employed to correct

the photo-response that are read from each pixel. This method has the extra
benet that if the nonuniformity grows with temperature, it will oer a better
correction [79, 80].

3.

Scene-based nonuniformity correction:

This is an adaptive type of

correction for the nonuniformity that requires post-processing and works in
real-time [81]. This technique does not require calibration and basically uses
motion-related features to identify the actual image from the xed-pattern
noise.

Because pattern noise does not change with time, it could be canceled by using
proper biasing of the circuit.

The correction method we have used here is based

on a static correction/single-point technique. The mathematical formulation for the
correction algorithm we used is given below [82]. The linear model of the imaging
device is given by

Yijk = gijk Iijk + okij

(6.1)
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where

Iijk

is the actual object's reection function that is incident to the image sensor,

and the observed pixel value is given by
gain and oset of the

(i, j)th

Yijk .

Variable k is the frame index, and the

detector is denoted by

gijk

and

okij .

Here, nonuniformity

correction is carried out by means of a linear transformation of the observed pixel
values

Yijk .

The goal is to provide an estimate of the true intensity

Iijk

so that all of

the detectors appear to be performing uniformly. The correction is given by

k k
Iijk = wij
Yij + bkij
where

k
wij

and

bkij

(6.2)

are the gain and oset of the linear correction model of the

(i, j)th

detector. The relation to the actual gain and oset is given by solving (6.1) and (6.2)
as

k
wij
=

1
gijk

(6.3)

and

bkij

okij
=− k
gij

(6.4)

Once we estimate the parameters

k
wij

and

bkij

or

gijk

and

okij ,

the NUC can be

achieved as suggested by equation (6.2). In Fig. 6.4(a), we demonstrate an image
of a white paper, which is taken at uniform biasing for all the pixels. Although the
bias information is uniform, the pixels' response across the image varies because of
the

nonuniform

illumination,

weakly

sensitive

pixels,

and

other

sources

of

xed-pattern noise. Figure 6.4(b), on the other hand, shows another image at the
same illumination condition with a bias matrix, which is optimized for the NUC
technique discussed above. A gain and oset are calculated as per equations (6.3)
and (6.4) per pixel and embedded in the bias of each pixel, and the bias is applied
using an RPB board.
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Figures 6.4(c) and (d) depict the histogram of the images shown in Figs. 6.4(a)
and (b), respectively. Because the histogram in Fig. 6.4(c) is resulted from a at
white page that is illuminated with a non-uniform source, the captured image
contains a wide range of intensity levels for dierent pixels.

Our NUC method

resulted in a narrow histogram as shown in Fig. 6.4(d). Here, the point is that the

III)

II)

I)

a)

b)
800
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Frequency
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200

0
0
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100
150
Pixels' value

200
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c)
Figure 6.4:

0
0

50

100
150
Pixels' value

200

250

d)
a) The result of imaging a white paper with uniform biasing, while

the illumination is not uniform.

Defects and other sources of nonuniformity also

contribute to the variation across the image. The stack of three graphs demonstrates
(I) camera output image, (II) illumination contour, and (III) a 3D view of the
intensities. b) Another white paper is imaged with the same illumination condition
using the implemented nonuniformity correction. The graph has the same scale as
part (a) and the legend in the middle is for part (II). Figures c) and d) show the
histogram for the measured results of parts (a) and (b), respectively.
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hardware is able to cancel the net nonuniformity that stems in the process
variations of the pixels/ROIC and the nonuniformity in the illumination.

6.4 Compressed-domain image acquisition
Another important application of the chip is targeted in compressed-domain
imaging

framework.

The

compression

is

achieved

by

the

hardware

through

performing projection of an image to a set of basis masks implemented in detectors'
biases.
which

We have considered two dierent in-hardware compression modalities,
are

in-pixel

discrete-cosine-transform

(DCT)

based

compressed-domain

image acquisition and compressive sensing framework [83, 84].
To implement the compression modalities in hardware, we need to adapt the
compressive masks as per device responsivity so that we ensure the mask coecients
are exactly achievable as gain factors at the pixels. The content presented in Sections
6.4.2, 6.4.5 and 6.4.6 are out of the scope of this dissertation and are the results of
the work of my colleague, Manish Bhattarai. However, they are reported here for
the sake of completeness.

6.4.1

Discrete cosine transform

In this part, we present the mathematical formulations for compression and
reconstruction of the image using the DCT. To realize any sort of transform coding
on the computational imaging hardware, one needs to be able to project the
acquired image into the designated mask, where the transform coecients need to
be realized at each of the pixels as gain/multiplication factors.

Considering

R

as

the responsivity of the image sensor, which is a function of the object's reectance
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function

I

and the detector's bias voltage

V,

then:

R = g(I, V )
where

g

(6.5)

I

is some nonlinear function of

and

V.

Here, if

I

is the object reectance

function in spatial domain, then its frequency domain transform is then given by

y

where

uv

i, j

M
−1 N
−1 h
X
X
π(2i + 1)u
2
C(u)C(v)Iij cos
=√
×
2N
M N i=0 j=0
π(2j + 1)v i
,
cos
2N
are integers in the range of

pixels, and

C(u)

C(v)

1


√



 2

and

C(u), C(v) =








1

[0, N − 1],

(6.6)

which are used to address dierent

are dened in the following equation:

if

u, v = 0
(6.7)

otherwise

.

The inverse of the DCT transform function is dened as:

M
−1 N
−1 h
X
X
π(2i + 1)u
2
y uv cos
Iij = √
×
2N
M N u=0 v=0
π(2j + 1)v i
cos
.
2N

(6.8)

To implement the computationally intensive DCT transform in hardware, we have
reordered equation (6.6) and decoupled the bias (mask) matrices from the image
sensor responses, which is shown in equation (6.9):

y

uv

M
−1 N
−1
X
X


2
=√
C(u)C(v)
Iij M ask uv (i, j) ,
MN
i=0 j=0

where

u, v = 0, 1, . . . , N − 1 .
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In the above equation,

M ask uv (i, j)

is the mask set that is to load to the image

sensor as the bias information. If we assume
total number of masks would be

N × N.

N =M

for exact reconstruction, the

The mask matrices can be represented as:

π(2m + 1)u
×
2N
π(2n + 1)v
cos
.
2N

M ask uv (i, j) = cos

(6.10)

In the calculation of the mask matrices, because
of

m

and

n,

C(u)

and

C(v)

are not a function

they are treated as constants and not included in equation (6.10). In

this way, because all of the coecients are limited to the same range of

[−1, +1],

we

could eciently use the limited dynamic range of the analog memory to store the
bias voltage; otherwise, the DC coecient would need a greater number of bits to
deliver the same SNR.
The discussion above works ne as long as the system is noise free.
the system's transfer function shown in Fig.

However,

5.5 triggers the need for a more

intelligent bias selection algorithm. Due to the device's limited dynamic range and
noisy behavior of the system, it is essential to have a bias selection algorithm,
which eciently prescribes the optimal bias to each pixel, minimizing the eect of
noise and some linear transformation to achieve all coecients for the given
dynamic range. The next section is devoted to a mathematical model of the device
response and bias selection algorithms.

6.4.2

Bias selection algorithm

The projection and reconstruction is exact as long as the device behaves
deterministically for the applied mask.

However,

the complexity rises as its

behavior tends to be random and there exists a nite-uncertainty on its response.
In this case, the naïve reconstruction method does not lead to exact recovery
because it is dicult to nd a unique bias that is able to achieve the designated
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gain factor. Now we discuss a technique, which enables us to optimally choose the
bias for the given mask coecient.
To begin by describing the bias-selection method, as shown in Fig.
consider a set of basis masks,

{B k }N
k=1 ,

6.5(a), we

each of which is to be implemented by a

2D array of biases to be determined later.

Each of these masks consists of a 2D

{{bkij }}N
i,j=1 .

The objective is to map each of these

array of coecients, given by

bkij

coecients into achievable responsivity values by means of the application of

appropriate bias drawn from the responsivity function given by

R̃(v).

R̃(v)

Here,

is

the noisy responsivity of the device as a function of applied bias. This bias assignment
is performed according to the optimization criterion:
For an imaging system of resolution N=96×96 pixels, the image capture by
system

I,

the matrix of DCT coecients

Y,

Mapping

k mask matrices

B (k)

ideal DCT mask

are

Object
reflection
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Figure 6.5: Acquisition and compression processes, which include mapping

k

mask

matrices to their corresponding bias voltages. The mapping is based on the system
transfer's function shown in Fig.

5.5.

Then, the bias matrices that are sitting in

the Raspberry Pi memory are loaded to the imager and projected to the object's
reection function.
hardware, and the

The resultant dot product is optionally summed up in the

k

resulting coecients are sent to the remote computer for

reconstruction.
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R̃(k) = 
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...
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.
.
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(k)

(k)
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 ,


r̃(v) = r(v) + η(µ, σv2 ) ,
where

R(v)

is the implementable

(6.11)

k -th

mask based on ideal responsivity.

Now the

expression for computing the individual DCT coecients corresponding to the noisy
responsivity mask and corresponding error are given by

(k)
yR̃

=

96 X
96
X

(k)

Ii,j r̃i,j (v) ,

(6.12)

i=1 j=1

and

(k)

(k)

(k)
yerr
= yidl − yR̃

=

96
96 X
X
i=1 j=1

where the

(k)

k th

yidl =



(k)
(k)
Ii,j bi,j − r̃i,j (v) ,

(6.13)

DCT coecient corresponding to the ideal mask is denoted by:

XX
i

(k)

Ii,j bi,j .

(6.14)

j
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The objective here is to optimize:

(k)
yerr

k.

for all
letting

vo

=



(k)
bi,j

−

(k)
r̃i,j (v)

2

→0 ,

(6.15)

Considering only one of the

k

coecients, dropping o the indices, and

be the parameter to be estimated, we can obtain

Vopt

by using MMSE

conditions as follows:

Vopt = argmin E (b − r̃(v))2
vo

= argmin (b − r(v))2 −

(6.16)

vo

2E(η) (b − r(v)) + E(η 2 ) ,
where

r̃(v)

is given in (6.11). Here,

Vopt

is the optimum bias voltage to be applied

to have a gain of almost mask coecient

(b)

at the camera pixel.

Now, if the objective function to be minimized is:

f (v) = (b − r(v))2 −
2

2µ (b − r(v)) + µ +
then to nd the optimum

r(vo ) = b − µ − σ

vo ,

we

d
σ
dv vo
d
r(vo )
dv

σv2

(6.17)

,

d
f (vo ) = 0,
dv

and thus we obtain

,

(6.18)

and



The

Vopt = σv2o 
above

d
σ
dv vo
d
r(vo )
dv

expressions

!2



+ 1 .

explain

the

(6.19)

optimal

bias

selection

and

driving

the

corresponding gain coecients to be implemented on the pixel to realize the
optimal mask coecient

b.
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6.4.3

DCT-based image compression

Once the optimal masks and gains are designed with the aid of the bias selection
algorithm, the biases are applied to the hardware, which in turn results in achieving
the desired coecients as gain factors at each pixel.

Finally, the DCT coecient

corresponding to each mask is achieved by

k
=
yopt

96 X
96
X

k
Ii,j r̃i,j
vopt .

(6.20)

i=1 i=1

6.4.4

DCT-based image reconstruction

The common reconstruction approach is achieved by simply taking the linear
combination of the masks to which the image was projected. The coecients are the
projection results as shown below:

I=

X

k
k
Ropt
yopt
.

(6.21)

k

Following the discussion above, we performed DCT-based image compression
optimally on the hardware.

However, some error still exists in the projection

coecients that propagate for the reconstruction, which is mainly due to the
limited dynamic range of the pixels and dierent random uncharacterized noise
present in the hardware.

6.4.5

Compressive sensing implementation

The second type of in-pixel compressed-domain acquisition, which we have
explored, is compressive sensing (CS). While in the DCT transform coding, the
gain vectors vary continuously, which leads to the maximal exploitation of device
dynamic range; the CS implementation simplies the complexity by making use of
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only zeros and ones, which makes the system more resilient to noise.

Here, we

present some background regarding CS and implementation methodology on the
proposed hardware.
CS is based on the principle of achieving a larger and more ecient compression
provided that the desired data is sparse in some basis.

Sparsity is the primary

condition here, which will lead to ecient reconstruction of data if it is sampled in
the proper domain. We consider the input image as a discrete-time column vector

x ∈ RP

with elements

x[n]

where

n = 1, 2, . . . , P

and

P = 96 × 96.

Then

x

represented as a linear combination of elements from an orthonormal basis
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Figure 6.6: The resulting images reconstructed using a) naïve DCT, b) least-meansquare error based DCT, and c) compressive sensing. d) The performance of dierent
methods is compared in terms of the mean square error between the reconstructed
image and the original image.
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and coecients

x=

P
X

si .

Here,

si φi ,

(6.22)

i=1

or

x = φs .
We assume that

s

is sparse with

K

ecient binary random sensing matrix

y = ψx

where

ψ

nonzero coecients.

ψ,

we can represent the reduced data set as

is a binary matrix of size M×P and

dimension of the data set is reduced from

Now, by selecting an

P

to

M.

M  P.

In this way the

However, the size

M

also needs

to be properly determined for stable reconstruction. The standard expressions for
computing

M

is given as

M ≥ cK log(
where

P
),
K

c is a constant.

to which data

The matrix

ψ is composed of M basis functions in P

x is projected, i.e., ψ = [ψ1 |ψ2 | . . . ψM ]T

where

ψ1

is of size

dimension

P × 1.

The

matrix was designed with the restricted isometry property (RIP) given below:

(1 − σk ) |x|22 ≤ |ψx|22 ≤ (1 + σk ) |x|22 ,

(6.23)

where

σK ∈ [0, 1) .
Moreover, each

ψi

is converted to an equivalent 2D data set and then subjected

to be implemented on hardware as a measurement mask.

Because this mask is

composed of binary elements, it is easier to achieve projections, as the detector
tends to switch on or o depending upon the bias applied for acquisition.

After

the coecients have been obtained from the projection of the image to the reduced
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basis, the challenging problem is to reconstruct the big data out of its dimensionally
reduced format. Specically, in this problem, we look forward to reconstructing image
vector

x

matrix

ψ , and the orthonormal basis φ.

by only using the

M

measurements in vector

0

1

the random measurement

Equivalently, we could reconstruct the sparse

coecient vector s. The estimate is given by the

x̂ = argmin x

y,

`1

minimization criteria as

,

(6.24)

such that
0

ψx = y .
The reconstruction was performed with the aid of `1 -magic algorithm, where the same
random basis was considered for reconstruction, which was used for the hardware
implementation [85].

6.4.6

Performance comparison between naïve DCT,
LMS DCT, and CS reconstruction

For a prescribed intensity modulation factor, mandated by the DCT masks, for
example, we analytically calculated the required voltage using the bias-selection
algorithm as discussed in Section 6.4.2.

Note that without such a statistical

calculation of the voltage, the implementation of the modulation level would be
inexact, which would result in errors in the image reconstruction. Figure 6.6 shows
reconstructed images for dierent compression methods with a dierent number of
projection

coecients

taken

into

account.

The

criticality

of

the

statistical

calculation of the voltages is evidenced by the presence of noise in the reconstructed
images using the naïve approach, which uses bias voltages that are calculated
without considering uncertainty in ROIC's implementation of the masks, as shown
in Fig.

6.6(a).

In contrast, the reconstruction based on bias-selection algorithm
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tends to achieve a better reconstruction, as seen in Fig. 6.6(b). In addition, the CS
reconstruction, as shown in Fig. 6.6(c), outperforms the DCT-based approach. For
the given results, we can see that naïve-based reconstruction fails to retrieve the
details of the image as well as of the contrast levels due to the presence of noise.
However, MMSE-based results suggest that they achieve better contrast results as
well as reproduce most of the details of the original image.

And CS gives exact

reconstruction when the sucient number of coecients are met.
This exact reconstruction in CS is due to the fact that CS exploits randomness as a
tool to extract information with fewer coecients, and the uncertainty in responsivity
has less of an implication on it compared to the DCT approach, which relies on the
exact implantation of the masks. Also, for the DCT transform, a linear combination
of projection coecients with the corresponding basis masks results in reconstruction,
where an error in projection is propagated. CS reconstruction uses

`1

minimization-

based optimization, which tends to keep the reconstruction noise as low as possible.
Hence, the CS-based reconstruction is more tolerant of uncertainty in electronic
mask implementation due to its robust
uses an

`2

`1

optimization, whereas the DCT approach

optimization, which is known for its inferior performance compared to

`1

optimization.

6.5 Conclusions
The spatio-temporal individual bias tenability of the system is a perfect solution
for pixel-based algorithms such as nonuniformity correction, and compressive sensing.
The successful design of the chip, and the exible test hardware/rmware lays a
solid foundation for future applications of infrared FPAs, such as infrared retina,
classication cameras, and remote sensing imagers.
A hardware implementation of a real-time compressed-domain image acquisition
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system is demonstrated.

The system performs front-end computational imaging,

whereby the inner product between an image and an arbitrarily specied mask is
implemented in silicon within the analog readout circuit. The acquisition system is
based on an iROIC that is capable

of providing the biasing voltage to the

individual detectors at each pixel, which enables the implementation of spatial
multiplication with any prescribed mask through a bias-controlled gain mechanism.
The

modulated

pixels

are

then

summed

up

electronically

to

generate

the

compressed samples, namely, aperture-coded coecients, of an image. A 2D-DCT,
and CS-based random matrices have been used, and the successful implementation
results open the avenue to many other pixel-based remote sensing applications.

112

Chapter 7
Conclusions and future directions
In this report, the design of two intelligent ROICs for in-pixel image processing
are explained to tackle the problem of processing big data.

The two ROICs are

designed based on a smart modication to the CTIA pre-amplier. The choice of
the CTIA preamplier was to oer a high swing range at the input and the output
and to support both positive and negative bias voltages to the detector. The modied
CTIA unit-cells enable in-pixel processing of the information at the same time they
are being captured, so there will not be a need for transmission, and post-processing
of the raw information.
The choice of in-pixel processing, which is done in an analog domain, is the
alternative approach to converting the raw information to digital, and later to
process it in a general purpose DSP. While the DSP option oers a higher degree of
customizability, it cannot keep up with the everyday increase in the resolution of
the image.

The ROICs we are presenting here process the information at the

acquisition time,

and inside the pixel,

so they are much better in terms of

scalability.
In the rst scheme, we have improved the design of the unit-cell in a way that
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it can extract the spectral features by making basic calculations over the measured
photocurrent.

To implement the in-pixel spectral feature extraction, we utilized

the DWELL photodetector that is spectrally tunable with the applied bias voltage.
To achieve a narrow-band nonoverlapping spectral lter, we employed a spectral
tuning algorithm that previously was reported by our group [26, 27, 28]. We also
have implemented a max-identier block, which employs a spectral-tuning algorithm
to nd the class of the object.

The intelligent ROIC that is designed for in-pixel

classication has passed the comprehensive validation and proved to be functional for
the multispectral classications. To implement a multispectral classication system,
we need a functional FPA, which will remain as a part of open directions that one
could proceed. Having the FPA successfully fabricated, the single photodetectors on
the corner of the FPA must be recharacterized (to deal with the nonuniformity of the
photodetector in dierent corners of the wafer), and the feature extraction algorithm
must be re-tuned for the new device.
In

the

second

scheme,

a

ROIC

composed

of

96×96

unit

cells

has

been

demonstrated. The ROIC has the unique feature of tuning the bias information of
dierent pixels, individually. The spatial and temporal bias tunability of the pixels
reveals its potential to be used in many dierent applications that require variable
gain for individual pixels.
interface

to

Raspberry-PI

A custom PCB testing hardware was developed to
board,

which

serves

as

both

image

grabber,

and

generates the timing signals. Extended support for onboard storage and embedded
drivers for Ethernet-enabled development of a very exible and versatile rmware.
Few applications have been developed over the hardware that includes acquisitiontime nonuniformity correction, and compressed-domain image grabbing based on
transform coding. There are many directions for future optimization of this design.
For example, the present design uses a PN junction photodetector, laid out on the
right and top side of the unit-cell to sense the object. Our future plan is to work
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with the dot-in-a-well (DWELL) quantum-well infrared photodetector (QWIP) to
exploit the multispectral imaging in the near infrared regime. Another improvement
is to use compressive sensing algorithms that are based on binary random matrices
so that the limited dynamic range of the pixels is used more eciently.
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